Data Sheet

LMV321 General Purpose, Rail-to-Rail Output Amplifier Rail-to-Rail Amplifiers

FEATURES

- 130µA supply current
- 1MHz gain bandwidth
- Input voltage range with 5V supply: -0.2V to 4.2V
- Output voltage range with 5V supply 0.065V to 4.99V
- >1V/µs slew rate
- No crossover distortion
- Fully specified at 2.7V and 5V supplies
- LMV321: Pb-free TSOT-5

APPLICATIONS

- Portable/battery-powered applications
- Mobile communications, cell pagers
- ADC buffer
- Active filters
- Portable test instruments
- Signal conditioning
- Medical Equipment
- Portable medical instrumentation

General Description

The LMV321 is a single channel, low cost, voltage feedback amplifier. The LMV321 consumes only 130µA of supply current and is designed to operate from a supply range of 2.7V to 5.5V (±1.35 to ±2.75). The input voltage range extends 200mV below the negative rail and 800mV below the positive rail.

The LMV321 is fabricated on a CMOS process. It offers 1MHz gain bandwidth product and >1V/µs slew rate. The combination of low power, low supply voltage operation, and rail-to-rail performance make the LMV321 well suited for battery-powered systems. The LMV321 is packaged in the space saving TSOT-5 package. TSOT-5 package is pin compatible with the SOT23-5 package.



Ordering Information

Part Number	Package	Pb-Free	RoHS Compliant	Operating Temperature Range	Packaging Method
LMV321IST5X	TSOT-5	Yes	Yes	-40°C to +85°C	Reel

Moisture sensitivity level for all parts is MSL-1.





LMV321 Pin Configuration



LMV321 Pin Assignments¹

Pin No.	Pin Name	Description
1	+IN	Positive input
2	-V _S	Negative supply
3	-IN	Negative input
4	OUT	Output
5	+V _S	Positive supply

Notes:

1.Pin compatible to SOT23-5.



Absolute Maximum Ratings

The safety of the device is not guaranteed when it is operated above the "Absolute Maximum Ratings". The device should not be operated at these "absolute" limits. Adhere to the "Recommended Operating Conditions" for proper device function. The information contained in the Electrical Characteristics tables and Typical Performance plots reflect the operating conditions noted on the tables and plots.

Parameter	Min	Max	Unit		
Supply Voltage		7	V		
Input Voltage Range	-V _S -0.4V	+V _S	V		
Continuous Output Current	Output is protected against momentary short circuit				

Reliability Information

Parameter	Min	Тур	Max	Unit
Junction Temperature			150	°C
Storage Temperature Range	-65		150	°C
Lead Temperature (Soldering, 10s)			260	°C
Package Thermal Resistance				
5-Lead TSOT		221		°C/W
Notes: Package thermal resistance (θ_{JA}), JDEC standard, multi-layer test boards, still air.				
ESD Protection	0			
Product TSOI 5				
Human Body Model (HBM) 2kV	20 20			
Charged Device Model (CDM) 2kV	~Q, `V	ソ		

Recommended Operating Conditions

Charged Device Model (CDM) 2kV	So or A Th	
Recommended Operating Conditions	Or Cip Chr.	
Parameter	Тур Мах	Unit
Operating Temperature Range	-40 +85	°C
Supply Voltage Range	2.7 5.5	V
	BS Facture	

Electrical Characteristics at +2.7V

 T_A = 25°C, V_S = +2.7V, R_f = R_g =10 KΩ, R_L = 10kΩ to $V_S/2,$ G = 2; unless otherwise noted.

DC Performance Input Offset Voltage 1.7 Vr ₀ Input Biss Current 5 I ₀ Input Biss Current CMRR Common Mode Rejection Ratio 0V ≤ V _{CM} ≤ 1.7V 50 63 PSR Power Supply Rejection Ratio 2.7V ≤ V' ≤ 5V, V ₀ =1V, V _{CM} =1V 50 60 CMIR Common Mode Input Range For V _{CM} ≤ 50 dB 0 -0.2 Vour Output Voltage Swing R _L = 10kΩ to V _S /2 V'-100 V'-100 Supply Current 110 600 110 AC Performance C_=200 pF 1 100 Gm Gain Margin C_=200 pF 1 10 Gm Gain Margin 46 46	ol	Parameter	Conditions	Min	Тур	Max	Units
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	orman	се					
$ \begin{array}{ c c c c c c } \hline Input Bias Current & & & & <1 \\ \hline I_{0S} & Input Offset Current & & & <1 \\ \hline CMRR & Common Mode Rejection Ratio & 0V \leq V_{CM} \leq 1.7V & 50 & 63 \\ \hline PSRR & Power Supply Rejection Ratio & 2.7V \leq V^+ \leq 5V, V_0=1V, V_{CM}=1V & 50 & 60 \\ \hline CMIR & Common Mode Input Range & For V_{CM} \leq 50 dB & 0 & -0.2 \\ \hline & & 1.9 \\ \hline \end{array} $		Input Offset Voltage			1.7	7	mV
Input Offset CurrentInput Offset Current $0V \le V_{CM} \le 1.7V$ 50CMRRCommon Mode Rejection Ratio $0V \le V_{CM} \le 1.7V$ 50PSRRPower Supply Rejection Ratio $2.7V \le V^+ \le 5V, V_0=1V, V_{CM}=1V$ 50CMIRCommon Mode Input RangeFor $V_{CM} \le 50 \text{ dB}$ 0		Average Drift			5		μV/°
CMRRCommon Mode Rejection Ratio $0V \le V_{CM} \le 1.7V$ 5063PSRRPower Supply Rejection Ratio $2.7V \le V^+ \le 5V, V_0=1V, V_{CM}=1V$ 5060CMIRCommon Mode Input RangeFor $V_{CM} \le 50 \text{ dB}$ 0-0.21.9		Input Bias Current			<1	250	nA
PSRRPower Supply Rejection Ratio $2.7V \le V^+ \le 5V, V_0=1V, V_{CM}=1V$ 5060CMIRCommon Mode Input RangeFor $V_{CM} \le 50 \text{ dB}$ 0-0.21.9		Input Offset Current			<1	50	nA
CMIRCommon Mode Input RangeFor $V_{CM} \le 50 \text{ dB}$ 0-0.21.9VV00 <t< td=""><td></td><td>Common Mode Rejection Ratio</td><td>$0V \le V_{CM} \le 1.7V$</td><td>50</td><td>63</td><td></td><td>dB</td></t<>		Common Mode Rejection Ratio	$0V \le V_{CM} \le 1.7V$	50	63		dB
1.9		Power Supply Rejection Ratio	$2.7V \le V^+ \le 5V, V_0 = 1V, V_{CM} = 1V$	50	60		dB
V Output Vellage Cuing D 1040 to V2		Common Mode Input Range	For $V_{CM} \le 50 \text{ dB}$	0	-0.2		V
$ \begin{array}{c c c c c c } V_{0UT} & Output Voltage Swing & R_L = 10 k\Omega \ to \ V_S / 2 & V^+ -100 & V^+ -10 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 &$					1.9	1.7	V
Is Supply Current 110 AC Performance Gain Bandwidth Product CL=200 pF 1 Φm Phase Margin 60 Gm Gain Margin 10 en Input Voltage Noise f = 1kHz 46		Output Voltage Swing	$R_L = 10k\Omega$ to $V_S/2$	V+-100	V+ -10		mV
Is Supply Current 110 AC Performance Gain Bandwidth Product C ₁ =200 pF 1 Φ _m Phase Margin 60 Gm Gain Margin 10 e _n Input Voltage Noise f=1kHz Hotes: f=1kHz 46 Notes: Inmax specifications are guaranteed by testing, design, or characterization Interview of the second		a h			60	180	mV
AC Performance Gain Bandwidth Product CL=200 pF 1 Φ_m Phase Margin 60 G_m Gain Margin 10 e_n Input Voltage Noise $f = 1kHz$ 46 Notes: Inimax specifications are guaranteed by testing, design, or characterization Inimit of the second secon		Supply Current			110	170	μA
GBWP Gain Bandwidth Product C_=200 pF 1 Φ_m Phase Margin 60 G_m Gain Margin 10 e_n Input Voltage Noise $f = 1 \text{MPz}$ 46 Intersections are guaranteed by testing, design, or characterization Intersections are guaranteed by testing, design, or characterization	ormand	ce Co V	~				
Φm Phase Margin 60 Gm Gain Margin 10 en Input Voltage Noise f = 1kHz 46 Intersection Input Voltage Noise f = 1kHz 46 Intersection Input Voltage Noise Input Voltage Noise Input Voltage Noise Input Voltage Noise Intersection Input Voltage Noise		Gain Bandwidth Product	C ₁ =200 pF		1		MH
Gm Gain Margin 10 en Input Voltage Noise f = 1kHz 46 Intersection In max specifications are guaranteed by testing, design, or characterization 0 0 In max specifications are guaranteed by testing, design, or characterization 0 0 In max specifications are guaranteed by testing, design, or characterization 0 0 In max specifications are guaranteed by testing, design, or characterization 0 0 In max specifications are guaranteed by testing, design, or characterization 0 0 In max specifications are guaranteed by testing, design, or characterization 0 0 In max specifications 0 0 0 0 In max specifications 0 0 0 0 <td< td=""><td></td><td>Phase Margin</td><td></td><td></td><td>60</td><td></td><td>0</td></td<>		Phase Margin			60		0
en Input Voltage Noise f = 1kHz 46 Iotes: Input Voltage Noise Input Voltage Noise 46		Gain Margin			10		dB
lotes: lin max specifications are guaranteed by testing, design, or characterization		Input Voltage Noise	f = 1		46		nV/√
ed man ed :	peenee	alons are guaranteed by testing, design, or	not be being the order being the				
S act this			ed man OBS				

Electrical Characteristics at +5V

 $T_A = 25$ °C, $V_S = +5V$, $R_f = R_g = 10k\Omega$, $R_L = 10k\Omega$ to $V_S/2$, G = 2; unless otherwise noted. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
DC Performa	ance					
V _{IO}	Input Offset Voltage			1.7	7 9	mV
dV _{IO}	Average Drift			5		μV/°C
I _b	Input Bias Current			<1	250 500	nA
I _{OS}	Input Offset Current			<1	50 150	nA
CMRR	Common Mode Rejection Ratio	$0V \le V_{CM} \le 4V$	50	65		dB
PSRR	Power Supply Rejection Ratio	$2.7V \le V^+ \le 5V, V_0=1V, V_{CM}=1V$	50	60		dB
CMIR	Common Mode Input Range	For $V_{CM} \le 50 \text{ dB}$	0	-0.2		V
	97.0			4.2	4	V
A _{OL}	Open-Loop Gain	$R_L = 2k\Omega$	15	100		
		9	10			V/mV
V _{OUT}	Output Voltage Swing	$R_{\rm H}=2k\Omega$ to V _S / 2	V+-300 V+-400	V+-40		mV
	"nd	$R_{L} = 2k\Omega \text{ to } V_{S}/2$ $R_{L} = 10k\Omega \text{ to } V_{S}/2$		120	300 400	mV
		$R_{L} = 10 k\Omega \text{ to } V_{Q} / 2$	V+-100 V+-200	V+ -10		mV
		$R_{L} = 10k\Omega \text{ to } V_{Q}/2$ $Sourcing V_{Q}=0V$ Sinking V_{-}=5V		65	180 280	mV
I _{SC}	Short Circuit Output Current	Sourcing V ₀ =0V	5	60		mA
		Sinking V ₀ =5V	10	160		mA
I _S	Supply Current	Sinking V ₀ =5V		130	250 350	μA
AC Perform	iance	Con 1				
SR	Slew Rate			>1		V/µs
GBWP	Gain Bandwidth Product	C_=200 pF	45 7	1		MHz
Φ _m	Phase Margin		0.00.0	60		0
G _m	Gain Margin			S 10		dB
e _n	Input Voltage Noise	f = 1kHz		39		nV/√ŀ

Notes:

Min max specifications are guaranteed by testing, design, or characterization













Application Information

General Description

The LMV321 is a single supply, general purpose, voltagefeedback amplifier fabricated on a CMOS process. The LMV321 offers 1MHz gain bandwidth product, >1V/us slew rate, and only 130µA supply current. It features a rail-to-rail output stage and is unity gain stable.

The common mode input range extends to 200mV below ground and to 800mV below Vs. Exceeding these values will not cause phase reversal. However, if the input voltage exceeds the rails by more than 0.5V, the input ESD devices will begin to conduct. The output will stay at the rail during this overdrive condition.

The output stage is short circuit protected and offers "soft" saturation protection that improves recovery time. Figures 1, 2, and 3 illustrate typical circuit configurations for noninverting, inverting, and unity gain topologies for dual supply applications. They show the recommended bypass capacitor values and overall closed loop gain equations. Figure 4 shows the typical non-inverting gain circuit for single supply applications



Figure 1. Typical Non-Inverting Gain Circuit











Power dissipation should not be a factor when operating under the stated $2k\Omega$ load condition. However, applications with low impedance, DC coupled loads should be analyzed to ensure that maximum allowed junction temperature is not exceeded. Guidelines listed below can be used to verify that the particular application will not cause the device to operate beyond it's intended operating range.

Maximum power levels are set by the absolute maximum junction rating of 150°C. To calculate the junction temperature, the package thermal resistance value Theta_{1A} (Θ_{1A}) is used along with the total die power dissipation.

$$T_{Junction} = T_{Ambient} + (\Theta_{JA} \times P_D)$$

Where T_{Ambient} is the temperature of the working environment.

In order to determine P_D, the power dissipated in the load needs to be subtracted from the total power delivered by the supplies.

$$P_D = P_{supply} - P_{load}$$

Supply power is calculated by the standard power equation.

$$P_{supply} = V_{supply} \times I_{RMS supply}$$

$$V_{supply} = V_{S+} - V_{S-}$$

Power delivered to a purely resistive load is:

$$P_{load} = ((V_{LOAD})_{RMS^2})/Rload_{eff}$$

The effective load resistor (Rload_{eff}) will need to include the effect of the feedback network for instance,

Rloadeff in Figure 3 would be calculated as:

$$R_L \parallel (R_f + R_g)$$

These measurements are basic and are relatively easy to perform with standard lab equipment. For design purposes however, prior knowledge of actual signal levels and load impedance is needed to determine the dissipated power. Here, P_D can be found from

$$P_D = P_{Quiescent} + P_{Dynamic} - P_{Load}$$

Quiescent power can be derived from the specified Is values along with known supply voltage, V_{Supply}. Load power can be calculated as above with the desired signal amplitudes using:

 $(V_{LOAD})_{RMS} = V_{PEAK} / \sqrt{2}$

 $(I_{LOAD})_{RMS} = (V_{LOAD})_{RMS} / Rload_{eff}$

The dynamic power is focused primarily within the output stage driving the load. This value can be calculated as:

 $P_{DYNAMIC} = (V_{S+} - V_{LOAD})_{RMS} \times (I_{LOAD})_{RMS}$

Assuming the load is referenced in the middle of the power rails or $V_{supply}/2$.

The LMV321 is short circuit protected. However, this may not guarantee that the maximum junction temperature (+150°C) is not exceeded under all conditions.

Driving Capacitive Loads

Increased phase delay at the output due to capacitive loading can cause ringing, peaking in the frequency response, and possible unstable behavior. Use a series resistance, R_S , between the amplifier and the load to help improve stability and settling performance. Refer to Figure 5.



Figure 5. Addition of R_S for Driving Capacitive Loads

For a given load capacitance, adjust R_S to optimize the tradeoff between settling time and bandwidth. In general, reducing R_S will increase bandwidth at the expense of additional overshoot and ringing.

Overdrive Recovery

An overdrive condition is defined as the point when either one of the inputs or the output exceed their specified voltage range. Overdrive recovery is the time needed for the amplifier to return to its normal or linear operating point. The recovery time varies, based on whether the input or output is overdriven and by how much the range is exceeded. The LMV321 and will typically recover in less than 50s from an overdrive condition. Figure 6 shows the LMV321 in an overdriven condition.



Figure 6. Overdrive Recovery

Layout Considerations

General layout and supply bypassing play major roles in high frequency performance. CADEKA has evaluation boards to use as a guide for high frequency layout and as an aid in device testing and characterization. Follow the steps below as a basis for high frequency layout:

■ Include 6.8µF and 0.1µF ceramic capacitors for power

supply decoupling

- Place the 6.8µF capacitor within 0.75 inches of the power pin
- Place the 0.1µF capacitor within 0.1 inches of the power pin
- Remove the ground plane under and around the part, especially near the input and output pins to reduce parasitic capacitance
- Minimize all trace lengths to reduce series inductances

Evaluation Board Schematics

Evaluation board schematics and layouts are shown in Figures 7-9. These evaluation boards are built for dual supply operation. Follow these steps to use the board in a single-supply application:

1. Short -Vs to ground.

amplifier is not directly connected to the ground plane



Figure 8. CEB004 Top View



Figure 7. CEB004 Schematic

Mechanical Dimensions

TSOT-5 Package



For Further Assistance:

Exar Corporation Headquarters and Sales Offices 48720 Kato Road Tel.: +1 (510) 668-7000

Fax: +1 (510) 668-7001 www.exar.com

48720 Kato Road Fremont, CA 94538 - USA



NOTICE

EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained here in are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances. Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.

©2009-2013 Exar Corporation