



MxL86112C

Ethernet PHY

Single Port 1G Ethernet PHY

MxL86112C

Data Sheet

Revision 1.1, 2025-05-14
Reference ID 621394

Legal Notice

The content of this document is furnished for informational use only, is subject to change without notice, and should not be construed as a commitment by MaxLinear, Inc. MaxLinear, Inc. assumes no responsibility or liability for any errors or inaccuracies that may appear in the informational content contained in this document. Complying with all applicable copyright laws is the responsibility of the user. Without limiting the rights under copyright, no part of this document may be reproduced into, stored in, or introduced into a retrieval system, or transmitted in any form or by any means (electronic, mechanical, photocopying, recording, or otherwise), or for any purpose, without the express written permission of MaxLinear, Inc.

EXCEPT AS OTHERWISE PROVIDED EXPRESSLY IN WRITING BY MAXLINEAR, AND TO THE MAXIMUM EXTENT PERMITTED BY LAW: (A) THE MAXLINEAR PRODUCTS ARE PROVIDED ON AN "AS IS" BASIS WITHOUT REPRESENTATIONS OR WARRANTIES OF ANY KIND, INCLUDING WITHOUT LIMITATION ANY IMPLIED OR STATUTORY WARRANTIES AND ANY WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, NON-INFRINGEMENT, OR TITLE; AND (B) MAXLINEAR DOES NOT GUARANTEE THAT THE PRODUCTS WILL BE FREE OF ERRORS OR DEFECTS. MAXLINEAR PRODUCTS SHOULD NOT BE USED IN ANY EMERGENCY, SECURITY, MILITARY, LIFE-SAVING, OR OTHER CRITICAL USE CASE WHERE A FAILURE OR MALFUNCTION COULD CAUSE PERSONAL INJURY OR DEATH, OR DAMAGE TO OR LOSS OF PROPERTY. USERS ASSUME ALL RISK FOR USING THE MAXLINEAR PRODUCTS IN SUCH USE CASE. CUSTOMERS AND USERS ARE SOLELY RESPONSIBLE FOR USING THEIR OWN SKILL AND JUDGMENT TO DETERMINE WHETHER MAXLINEAR PRODUCTS ARE SUITABLE FOR THE INTENDED USE CASE.

MaxLinear, Inc. may have patents, patent applications, trademarks, copyrights, or other intellectual property rights covering subject matter in this document. Except as expressly provided in any written license agreement from MaxLinear, Inc., the furnishing of this document does not give you any license to these patents, trademarks, copyrights, or other intellectual property.

MaxLinear, the MaxLinear logo, any other MaxLinear trademarks (including but not limited to MxL, Full-Spectrum Capture, FSC, AirPHY, Puma, AnyWAN, VectorBoost, MXL WARE, and Panther), are all property of MaxLinear, Inc. or one of MaxLinear's subsidiaries in the U.S.A. and other countries. All rights reserved.

All third-party marks and logos are trademarks™ or registered® trademarks of their respective holders/owners. Use of such marks does not imply any affiliation with, sponsorship or endorsement by the owners/holders of such trademarks. All references by MaxLinear to third party trademarks are intended to constitute nominative fair use under applicable trademark laws.

The URLs provided are for informational purposes only; they do not constitute an endorsement or an approval by MaxLinear of any of the products or services of the corporation or organization or individual. MaxLinear bears no responsibility for the accuracy, legality or content of the external site or for that of subsequent links. Contact the external site for answers to questions regarding its content.

© 2025 MaxLinear, Inc. All rights reserved.

MaxLinear, Inc.
5966 La Place Court, Suite 100
Carlsbad, CA 92008
Tel.: +1 (760) 692-0711
Fax: +1 (760) 444-8598
www.maxlinear.com

Revision History

Current:	Revision 1.1, 2025-05-14
Previous:	Revision 1.0, 2025-03-28
Page	Major changes since previous revision
All	Removed DVS feature.
51	Chapter 5 MDIO Registers Detailed Description : Added chapter.
82	Chapter 6 MMD Registers Detailed Description : Added chapter.
154	Table 28 Maximum Power Consumption : Updated power consumption.
154	Table 29 Maximum Current Per Rail : Updated current.
169	Table 45 Product Naming : Updated table.

Third-Party Trademark and Registered Trademark Declarations

ANSI®	ANSI, the ANSI logo, and numerous other identifiers containing ANSI are registered trademarks, service marks, and accreditation marks of the American National Standards Institute (ANSI).
Cisco®	Cisco is a registered trademark or trademark of Cisco Systems, Inc. and/or its affiliates in the United States and certain other countries. A list of other Cisco marks is available at https://www.cisco.com/c/en/us/about/legal/trademarks.html .
IEEE®	IEEE, the IEEE logo, and other IEEE logos and titles are registered trademarks or service marks of The Institute of Electrical and Electronics Engineers, Incorporated.
IEEE 802.3™	IEEE 802.3 is a trademark of The Institute of Electrical and Electronics Engineers, Incorporated.
ISO®	ISO and the ISO logo are registered trademarks of the International Organization for Standardization.
ITU-T®	ITU-T is a registered trademark of the ITU, a specialized agency of the United Nations.
JEDEC®	JEDEC is a registered trademark of the JEDEC Solid State Technology Association.

All other trademarks or registered trademarks are the property of their respective holders/owners.

Table of Contents

	Table of Contents	5
	List of Figures	8
	List of Tables	9
	Preface	10
1	Product Overview	11
1.1	Features	12
1.2	Block Diagram	14
2	External Signals	15
2.1	Overview	15
2.2	External Signal Description	16
2.2.1	Pin Diagram	16
2.2.2	Abbreviations	17
2.2.3	Input/Output Signals	18
2.2.3.1	Ethernet PHY Twisted Pair Interface	18
2.2.3.2	SGMII Interface	18
2.2.3.3	LED/GPIO Interface	19
2.2.3.4	Management Interfaces	20
2.2.3.5	Miscellaneous Signals	21
2.2.3.6	Power Supply	22
3	Functional Description	24
3.1	Power Supply, Clock and Reset	24
3.1.1	Power Supply	24
3.1.2	Clock Generation	24
3.1.3	Reset Generation	24
3.1.4	Power-On Sequence	24
3.1.5	Configuration by Pin Strapping	24
3.2	Configuration via MDIO Management Interface	26
3.2.1	MDIO Interface Voltage	26
3.3	Ethernet PHY Interface	27
3.3.1	Twisted Pair Interface	27
3.3.2	Transformerless Ethernet	27
3.3.3	Auto-negotiation	28
3.3.4	Auto-downspeed	28
3.3.5	Polarity Reversal Correction	29
3.3.6	Auto-Crossover Correction	29
3.3.7	RJ45 Tab Up or Tab Down Configuration	30
3.3.8	Wake-on-LAN	31
3.4	SGMII Interface	32
3.4.1	SGMII Control and Status Registers	32
3.4.2	SGMII Configuration at Power Up	34
3.4.3	SGMII PHY Side Setup According to TPI Setup	34
3.4.4	SGMII MAC Side Setup by MAC SoC	34
3.4.5	SGMII Link Monitoring by MAC SoC	35
3.4.5.1	Actions on TPI Link Down / Link Up Status Change	35
3.4.5.2	New TPI Link Up at Same Speed	35
3.4.5.3	Change of Speed After a New Link Up on TPI	35

Table of Contents

3.4.6	Auto-negotiation Modes Supported by SGMII	37
3.4.6.1	Enabling SGMII Auto-negotiation Mode	37
3.5	LED Interface	38
3.5.1	LED	38
3.5.2	LED Configuration	38
3.5.3	LED Brightness Control	39
3.6	Smart-AZ Feature	40
3.7	Power Management	41
3.7.1	Power States	41
3.7.2	RESET Power Up	41
3.7.3	POWER DOWN State	41
3.7.4	SCAN State	42
3.7.5	PING State	42
3.7.6	LP State	42
3.7.7	NORMAL State	46
3.7.8	Low-Power IDLE State: Energy-Efficient Ethernet	46
3.8	Firmware Upgrade	47
4	MDIO and MMD Register Interface Description	48
4.1	Definitions	48
4.2	Register Naming and Numbering	49
4.2.1	Register Numbering	49
4.2.2	Register Naming	49
4.2.3	Examples	49
4.3	MMD Devices Present in MxL86112C	50
4.4	Responsibilities of the STA	50
4.5	MDIO Access Protocols to Read / Write Registers	50
5	MDIO Registers Detailed Description	51
5.1	Standard Management Registers	52
5.1.1	Standard Management Registers	52
5.2	GPY-specific Management Registers	69
5.2.1	GPY-specific Management Registers	69
6	MMD Registers Detailed Description	82
6.1	Standard PMAPMD Registers for MMD=0x01	83
6.1.1	Standard PMAPMD Registers for MMD=0x01	84
6.2	Standard PCS Registers for MMD=0x03	105
6.2.1	Standard PCS Registers for MMD=0x03	105
6.3	Standard Auto-Negotiation Registers for MMD=0x07	117
6.3.1	Standard Auto-Negotiation Registers for MMD=0x07	118
6.4	Vendor Specific 1 Device for MMD=0x1E	135
6.4.1	Vendor Specific 1 Device for MMD=0x1E	135
6.5	Vendor Specific 2 Device for MMD=0x1F	147
6.5.1	Vendor Specific 2 Device for MMD=0x1F	147
7	Electrical Characteristics	151
7.1	Absolute Maximum Ratings	151
7.2	Operating Range	153
7.3	Chip Power Consumption	154
7.4	Maximum Thermal Design Power	154
7.5	Maximum Current	154
7.6	DC Characteristics	155
7.6.1	Digital Interfaces	155

Table of Contents

7.6.2	Twisted Pair Interface	155
7.6.3	Built-in Temperature Sensor	156
7.7	AC Characteristics	157
7.7.1	Power Up Sequence	157
7.7.2	Power Supply Rail Requirements	159
7.7.3	Input Clock	159
7.7.4	MDIO Interface	160
7.7.5	SGMII Interface	161
7.7.5.1	Transmit Timing Characteristics	161
7.7.5.2	Receive Timing Characteristics	162
7.7.6	Crystal Specification	163
7.8	External Circuitry	164
7.8.1	Twisted-Pair Common-Mode Rejection and Termination Circuitry	164
7.8.2	Transformer (Magnetics)	165
7.8.3	RJ45 Plug	166
7.8.4	Calibration Resistors	166
8	Package Outline	167
8.1	Ordering Information	169
	Standards References	170
	Terminology	171

List of Figures

Figure 1	Ethernet PHY MxL86112C Block Diagram	14
Figure 2	Ethernet PHY MxL86112C External Signals Overview	15
Figure 3	Pin Diagram for PG-VQFN-40 (Top View)	16
Figure 4	MDIO Access Timing	26
Figure 5	Twisted-Pair Interface of MxL86112C Including Transformer and RJ45 Plug	27
Figure 6	External Circuitry for the Transformerless Ethernet Application	28
Figure 7	RJ45 Tab Up or Tab Down Configuration	30
Figure 8	Block Diagram of WoL Application	31
Figure 9	MxL86112C SGMII Configuration and Status Registers	33
Figure 10	LED Connection Options to Ground or Power Supply	38
Figure 11	LED Brightness Control By Controlling LED Output Enable/Disable	39
Figure 12	State Diagram for Power Down State Management	41
Figure 13	LP Sequence	43
Figure 14	EEE Low-Power Idle Sequence	46
Figure 15	Firmware upgrade	47
Figure 16	Timing Diagram for the Reset Sequence when $V_{DDP} = 3.3\text{ V}$	157
Figure 17	Timing Diagram for the Reset Sequence when $V_{DDP} = 1.8\text{ V}$	158
Figure 18	Timing Diagram for the MDIO Interface	160
Figure 19	Transmit Timing Diagram of the SGMII (shows alternating data sequence)	161
Figure 20	Receive Timing Diagram of the SGMII (alternating data input sequence)	162
Figure 21	Twisted Pair Common-Mode Rejection and Termination Circuitry	164
Figure 22	Schematic of an Ethernet Transformer Device	165
Figure 23	PG-VQFN-40 5 mm x 5 mm Package Outline	168

List of Tables

Table 1	Abbreviations for Pin Type	17
Table 2	Abbreviations for Buffer Type	17
Table 3	Ethernet PHY Twisted Pair Interface Signals	18
Table 4	SGMII Interface Signals	18
Table 5	LED Interface Signals	19
Table 6	Management Interface Signals	20
Table 7	Miscellaneous Signals	21
Table 8	Power Supply Pins	22
Table 9	Device Ground	23
Table 10	Pin Names used for Pin Strapping	25
Table 11	Pin Strapping Configuration Description	25
Table 12	Supported Twisted Pair Mappings on a CAT5 or Better Cable	29
Table 13	Programming Sequence for the Wake-on-LAN Functionality	31
Table 14	LP State Entry and Exit Sequence	43
Table 15	MDIO / MMD Devices Present in MxL86112C	50
Table 16	Register Access Type	51
Table 17	Registers Overview	52
Table 18	Registers Overview	69
Table 19	Register Access Type	82
Table 20	Registers Overview	83
Table 21	Registers Overview	105
Table 22	Registers Overview	117
Table 23	Registers Overview	135
Table 24	Registers Overview	147
Table 25	Absolute Maximum Ratings	151
Table 26	Operating Range	153
Table 27	Typical Power Consumption	154
Table 28	Maximum Power Consumption	154
Table 29	Maximum Current Per Rail	154
Table 30	DC Characteristics of the GPIO Interfaces (VDDP3V3 = 3.3 V, VDDP = 3.3 V)	155
Table 31	DC Characteristics of the GPIO Interfaces (VDDP = 1.8 V)	155
Table 32	Temperature Sensor Characteristics	156
Table 33	Power Supply Timings (External supply of V _{LOW} domain)	158
Table 34	AC Characteristics of the Power Supply	159
Table 35	AC Characteristics of Input Clock on XTAL1 Pin	159
Table 36	Timing Characteristics of the MDIO Interface	160
Table 37	Transmit Timing Characteristics of the SGMII	161
Table 38	Receive Timing Characteristics of the SGMII	162
Table 39	Specification of the Crystal	163
Table 40	Electrical Characteristics for Common-Mode Rejection and Termination Circuitry	164
Table 41	Electrical Characteristics for Supported Transformers (Magnetics)	165
Table 42	Electrical Characteristics for Supported RJ45 Plugs	166
Table 43	Calibration Resistors Values	166
Table 44	JEDEC Thermal Resistance Package Parameter	167
Table 45	Product Naming	169

Preface

This Data Sheet describes the features and system architecture of the Ethernet PHY MxL86112C, which is a Single Port 1G Ethernet PHY.

Document Conventions

In the interest of brevity, this document uses short names to represent full product names.

MxL86112C Ethernet PHY MxL86112C

Document Information

This document's identifying information is:

Document Reference (Citation) Name

Ethernet PHY MxL86112C Data Sheet Rev. 1.1

File Name

621394_MxL86112C_DS_Rev1.1.pdf

Organization of this Document

- **Chapter 1, Product Overview**
This chapter provides an overview of the MxL86112C.
- **Chapter 2, External Signals**
This chapter provides a pinout of the MxL86112C device package.
- **Chapter 3, Functional Description**
This chapter provides the functional description for the MxL86112C.
- **Chapter 4, MDIO and MMD Register Interface Description**
This chapter describes the MDIO and MMD registers available to support the MxL86112C feature set.
- **Chapter 5, MDIO Registers Detailed Description**
This chapter describes the fields and reset values of the MDIO registers.
- **Chapter 6, MMD Registers Detailed Description**
This chapter describes the fields and reset values of the MMD registers.
- **Chapter 7, Electrical Characteristics**
This chapter provides the electrical characteristics for the MxL86112C.
- **Chapter 8, Package Outline**
This chapter provides a package outline and product ordering details for the MxL86112C.
- **Standards References**

1 Product Overview

The Ethernet PHY MxL86112C is a low power Ethernet PHY transceiver integrated circuit. It offers a cost-optimized solution that is well-suited for routers, switches, and home gateways. It performs the data transmission on an Ethernet twisted pair copper cable of category Cat5 or higher. MxL86112C supports the following data rates: 1000, 100, and 10 Mbit/s.

In terms of the Open System Interconnection (OSI) model, the MxL86112C implements a layer 1 physical media access device. It can be connected to another chip implementing a layer 2 MAC via a serial SGMII data interface.

On the Ethernet twisted pair interface, the MxL86112C is compliant with the following standards from IEEE 802.3 referenced in [1]: 1000BASE-T (IEEE 802.3 Clause 40), 100BASE-TX (IEEE 802.3 Clause 25), and 10BASE-T (IEEE 802.3 Clause 14). This interface supports the Energy-Efficient Ethernet feature to reduce idle mode power consumption. Power saving at the system level is also possible with the Wake-on-LAN feature. A low-EMI line driver with integrated termination facilitates the PCB design.

On the SGMII interface, connecting to another chip implementing a MAC layer, the MxL86112C supports the following standards: IEEE 802.3 Clause 36 and 27 [1], and Cisco SGMII [2]. This interface also operates at data rates: 1000, 100, and 10 Mbit/s.

The MxL86112C supports a standard MDIO management interface as defined in IEEE 802.3 Clause 22 and Clause 45 [1]. The MDIO serial interface can operate with a clock running up to 25 MHz. It allows a management entity (the external chip implementing the MAC) to access standard MDIO / MMD registers to control the MxL86112C behavior, or to read the link status. In addition, two vendor specific register banks (VSPEC1 and VSPEC2) allow MxL86112C specific configuration of LED, SGMII, and Wake-on-LAN features. The MDIO and MMD registers are documented in Chapter 5. The MxL86112C is also configurable via pin strapping.

The MxL86112C can drive up to three LEDs. Each LED is independently programmable to indicate the link speed, and traffic activities. Several indication schemes can be selected.

External supplies of both 3.3 V and 0.97 V are required.

The MxL86112C uses a single row package (type PG-VQFN-40, size 5 mm x 5 mm).

1.1 Features

This chapter provides an overview of the features supported by the MxL86112C:

Communication Interfaces

- The multiple speed, single-port Ethernet PHY interface to the twisted pair cable supports:
 - Ethernet modes and standards: 1000BASE-T (IEEE 802.3), 100BASE-TX (IEEE 802.3) and 10BASE-T (IEEE 802.3)
 - Ethernet twisted pair copper cable of category CAT5 or higher
 - Low EMI voltage mode line driver with integrated termination resistors
 - Transformerless Ethernet for backplane applications
 - Auto-negotiation (ANEG) with extended next page support
 - Auto-MDIX and polarity correction
 - Auto-downspeed (ADS)
 - Energy-Efficient Ethernet (EEE) and power down mode
 - Wake-on-LAN (WoL)
- The SGMII SerDes interface supports:
 - 1000BASE-X IEEE 802.3 Clause 36 and 37 [\[1\]](#)
 - Cisco Serial-GMII Specification [\[2\]](#) operating at 1.25 Gbaud/s
 - Clock and Data Recovery (CDR)
- The management interface supports the communication between the Station Management (acronym “STA” per IEEE 802.3) and the MxL86112C using:
 - An MDIO slave interface that provides access to the standard registers in the MMD as described in IEEE 802.3 Clause 22 and Clause 45 [\[1\]](#) and listed in [Chapter 5](#)
 - An MDIO interface clock of up to 25 MHz
 - An MDIO interface with 1.8 V and 3.3 V levels are supported
 - 3 MDIO message frame types as described in IEEE 802.3: Clause 22, Clause 22 Extended, Clause 45 [\[1\]](#)
- The LED interface supports:
 - Up to 3 LEDs
 - Single color LEDs
 - Connection of LED to ground or 3.3 V
 - Several LED indication schemes (link/activity, link speed)
 - Configuration of LED indication via MDIO registers
 - Control of LED brightness via software driver API
 - Alternative configuration of LED pins as GPIO for custom indication
- Supports two external interrupts EXINT0 and EXINT1:
 - Configurable as input from, or output to an external controller

Clocking Features

- 25 MHz crystal operation
- Supports two general purpose clock pins GPC1 and GPC2 shared with GPIO

Test Features

- Cable diagnostics: cable open/short detection and cable length estimation
- UART

Other Features

- Temperature Sensor (warning, interrupt, reset and auto-downspeed)
- Dynamic Voltage Scaling
- FW upgrade over MDIO
- Low power mode to reduce the energy consumption when the Ethernet cable is unplugged, with automatic wake-up upon energy detection from cable

Power Supply

- 3.3 V power supply
- 0.97 V power supply

1.2 Block Diagram

Figure 1 shows the block diagram of the MxL86112C. The main interfaces are:

- Data interface to a MAC processor, using SGMII
- Slave control interface driven by a MAC processor, using MDIO slave
- Interrupt signal MDINT allowing the MxL86112C to notify the MAC processor about a change of status
- LED control
- Twisted pair interface




Figure 1 Ethernet PHY MxL86112C Block Diagram

2 External Signals

This chapter describes the signal mapping to the package.

2.1 Overview

Figure 2 provides an overview of the external interfaces of the MxL86112C.




Figure 2 Ethernet PHY MxL86112C External Signals Overview

2.2 External Signal Description

This chapter provides the pin diagram, abbreviations for pin types and buffer types, as well as tables describing the input and output signals.

2.2.1 Pin Diagram

The pin layout of the package is shown in [Figure 3](#).




Figure 3 Pin Diagram for PG-VQFN-40 (Top View)

2.2.2 Abbreviations

Abbreviations that are used in the signal tables are summarized in [Table 1](#) and [Table 2](#).

Table 1 Abbreviations for Pin Type

Abbreviations	Description
I	Input only, digital levels
O	Output only, digital levels
I/O	Bidirectional input/output signal, digital levels
Prg	Bidirectional pad, programmable to operate either as input or output, digital levels
AI	Input only, analog levels
AO	Output only, analog levels
AI/AO	Bidirectional, analog levels
PWR	Power
GND	Ground

Table 2 Abbreviations for Buffer Type

Abbreviations	Description
A	Analog characteristics, see the AC/DC specification for more detail
Prg	Programmable (open-drain/push-pull, pull-up/pull-down characteristic are programmable)
PU	Pull up (internal, weak)

2.2.3 Input/Output Signals

A detailed description of all the pins is given in [Table 3](#) to [Table 8](#).

In [Table 5](#) to [Table 7](#), the signal names highlighted in **bold** are the same as the pin name and default use case. The signal names that are not in bold indicate alternate functions.

2.2.3.1 Ethernet PHY Twisted Pair Interface

Table 3 Ethernet PHY Twisted Pair Interface Signals

Pin No.	Name	Pin Type	Buffer Type	Function
Ethernet Port Ethernet PHY Twisted Pair Interface				
31	TPIAP	AI/AO	A	Twisted Pair Transmit/Receive Positive/Negative
32	TPIAN	AI/AO	A	
34	TPIBP	AI/AO	A	
35	TPIBN	AI/AO	A	
37	TPICP	AI/AO	A	
38	TPICN	AI/AO	A	
40	TPIDP	AI/AO	A	
1	TPIDN	AI/AO	A	

2.2.3.2 SGMII Interface

Table 4 SGMII Interface Signals

Pin No.	Name	Pin Type	Buffer Type	Function
20	RX0_M	AI	A	Differential SGMII Data Input Pair These are the negative and positive signals respectively of the differential input pair of the SGMII SerDes interface. Due to the integrated CDR, no external transmission of source-synchronous clock is required for SGMII. These pins must be AC coupled.
19	RX0_P	AI	A	
17	TX0_P	AO	A	Differential SGMII Data Output Pair These are the negative and positive signals respectively of the differential output pair of the SGMII SerDes interface.
16	TX0_M	AO	A	
14	RESREF	AI/O	A	Pad to Connect External Tuning Resistor

2.2.3.3 LED/GPIO Interface

The LED interface allows external LEDs to be connected to indicate the status of the Ethernet PHY interfaces. Single color LEDs are supported.

Table 5 LED Interface Signals

Ball No.	Name	Pin Type	Buffer Type	Function
LED Signals				
2	LED0	O		GPHY LED0 LED control output, freely configurable, drives single-color or dual color LEDs. Voltage Domain: 3.3 V
	GPIO0	Prg	Prg	General Purpose IO 0 Configurable as input or output. The output characteristic can be selected to be open drain or push-pull. Voltage Domain: 3.3 V
	FW_UTXD	O		Firmware UART Data Output Firmware UART interface data output Voltage Domain: 3.3 V
3	LED1	O		GPHY LED1 LED control output, freely configurable, drives single-color LEDs. Voltage Domain: 3.3 V
	GPIO1	Prg	Prg	General Purpose IO 1 Configurable as input or output. The output characteristic can be selected to be open drain or push-pull. Voltage Domain: 3.3 V
	FW_URXD	I		Firmware UART Data Input Firmware UART interface data input Voltage Domain: 3.3 V
5	LED2	O		GPHY LED2 LED control output, freely configurable, drives single-color LEDs. Voltage Domain: 3.3 V
	GPIO2	Prg	Prg	General Purpose IO 2 Configurable as input or output. The output characteristic can be selected to be open drain or push-pull. Voltage Domain: 3.3 V

2.2.3.4 Management Interfaces

MDIO management interface in accordance to IEEE 802.3 is provided.

Table 6 Management Interface Signals

Ball No.	Name	Pin Type	Buffer Type	Function
MDIO Slave Interface				
22	MDINT	O		MDIO Interrupt The MDINT signal is used to send an interrupt to an external MAC SoC acting as station manager (STA). The STA can program its sensitivity to specific events using the PHY_IMASK register. The MDINT event is then raised when the event occurs using the polarity programmed by pin strap. The STA can read which type of event occurred in the PHY_ISTAT register. Upon read of PHY_ISTAT by the STA, the MDINT is deasserted by the device. Voltage Domain: 1.8 V / 3.3 V
	GPIO3	Prg	Prg	General Purpose IO 3 Configurable as input or output. The output characteristic can be selected to be open drain or push-pull. Voltage Domain: 1.8 V / 3.3 V
	EXINT1	Prg	Prg	External Interrupt 1 It can be selected as input or output mode. The output characteristic can be selected to be open drain or push-pull. Voltage Domain: 1.8 V / 3.3 V
24	MDC	I		MDIO Slave Clock The external controller host (also called “STA” in IEEE standard) acts as clock master and provides the serial clock of up to 25 MHz on this input. Voltage Domain: 1.8 V / 3.3 V
	GPIO4	Prg	Prg	General Purpose IO 4 Configurable as input or output. The output characteristic can be selected to be open drain or push-pull. Voltage Domain: 1.8 V / 3.3 V
25	MDIO	I/O		MDIO Slave Data Input/Output The external controller host (also called “STA” in IEEE standard) uses this signal to address internal registers and to transfer data to and from the internal registers. Voltage Domain: 1.8 V / 3.3 V
	GPIO5	Prg	Prg	General Purpose IO 5 Configurable as input or output. The output characteristic can be selected to be open drain or push-pull. Voltage Domain: 1.8 V / 3.3 V

2.2.3.5 Miscellaneous Signals

Table 7 Miscellaneous Signals

Ball No.	Name	Pin Type	Buffer Type	Function
Reset and Clocking				
28	XTAL1	AI	A	Crystal: Oscillator Input A crystal must be connected between XTAL1 and XTAL2. Additional load capacitances must also tie both pins to GND.
	CLK	AI	A	Crystal Oscillator: Clock Input A clock must be connected to CLK. Clock details are provided in Table 35 .
27	XTAL2	AO	A	Crystal: Oscillator Output A crystal must be connected between XTAL1 and XTAL2. Additional load capacitances must also tie both pins to GND.
12	HRSTN	I	PU	Hardware Reset Asynchronous active low device reset Voltage Domain: 3.3 V
11	DVS	O		DVS Do not connect. Voltage Domain: 3.3 V
	GPIO8	Prg	Prg	General Purpose IO 8 Configurable as input or output. The output characteristic can be selected to be open drain or push-pull. Voltage Domain: 3.3 V
21	GND	I		GND This pin must be tied to Ground.
8	GPC1	Prg		General Purpose Clock 1 General purpose clock. Either input or output mode can be selected. Voltage Domain: 3.3 V
	GPIO6	Prg	Prg	General Purpose IO 6 Configurable as input or output. The output characteristic can be selected to be open drain or push-pull. Voltage Domain: 3.3 V
	EXINT0	Prg	Prg	External Interrupt 0 It can be selected as input or output mode. The output characteristic can be selected to be open drain or push-pull. Voltage Domain: 3.3 V

Table 7 **Miscellaneous Signals (cont'd)**

Ball No.	Name	Pin Type	Buffer Type	Function
9	GPC2	Prg		General Purpose Clock 2 General purpose clock. Either input or output mode can be selected. Voltage Domain: 3.3 V
	GPIO7	Prg	Prg	General Purpose IO 7 Configurable as input or output. The output characteristic can be selected to be open drain or push-pull. Voltage Domain: 3.3 V

2.2.3.6 Power Supply

This section specifies the power supply pins. They are categorized in 2 supply groups V_{HIGH} (3.3 V) and V_{LOW} (0.97 V).

Table 8 **Power Supply Pins**

Ball No.	Name	Pin Type	Buffer Type	Function
33, 39	VDDA3V3	PWR		High Voltage Domain Supply V_{HIGH} These are the input power pins for the analog front end in the high voltage domain. They have to be supplied with a nominal voltage of 3.3 V.
30, 36	VDDA0V9	PWR		Low Voltage Domain Supply V_{LOW} These are the input power supply pins for the low voltage domain. They supply mixed signal blocks in the analog front end and the clock distribution block of the Gigabit Ethernet PHY. These pins have to be supplied with a nominal voltage of 0.97 V.
29	VDDA3V3XO	PWR		XO Pad Voltage Domain Supply V_{HIGH} This is the supply pin for the internal PLL and the internal crystal oscillator (XO). This pin has to be supplied with a nominal voltage of 3.3 V.
18	VP	PWR		SGMII Low Voltage Domain Supply V_{LOW} This is the pin for the low voltage domain of the SGMII interface. It supplies mixed signal blocks in the SGMII interface. This pin has to be supplied with a nominal voltage of 0.97 V.
15	VPH	PWR		SGMII High Voltage Domain Supply V_{HIGH} This is the pin for the high voltage domain of the SGMII interface. It supplies mixed signal blocks in the PHY of the SGMII interface. This pin has to be supplied with a nominal voltage of 3.3 V.
23	VDDP	PWR		Configurable MDIO Pad Voltage Domain Supply This is the supply pin for the MDIO pad voltage, which is relevant for pin 22, pin 24 and pin 25. This group can operate with 1.8 V or 3.3 V. When operating with 1.8 V, this pin has to be supplied with a nominal voltage of 1.8 V. When operating with 3.3 V, this pin has to be supplied with a nominal voltage of 3.3 V.

Table 8 Power Supply Pins (cont'd)

Ball No.	Name	Pin Type	Buffer Type	Function
4, 10	VDDP3V3	PWR		Pad Voltage Domain Supply V_{HIGH} This is the group of supply pins for the pad supply of GPIO pins (except the MDIO group of pin which is supplied by VDDP) This pin has to be supplied with a nominal voltage of 3.3 V.
7, 13, 26	VDD	PWR		Core Voltage Domain Supply V_{Low} This is the group of supply pins for the core digital voltage domain. These pins have to be supplied with a nominal voltage of 0.97 V.
6	GND	PWR		Ground This pin must be tied to Ground.

Table 9 Device Ground

Pin No.	Name	Pin Type	Buffer Type	Function
EPAD ¹⁾	VSS	GND		General Device Ground

1) The EPAD is the exposed pad on the bottom of the package. This pad must be properly connected to the ground plane of the PCB.

3 Functional Description

3.1 Power Supply, Clock and Reset

This chapter provides the information required to power up the MxL86112C.

3.1.1 Power Supply

Two external power supplies of 3.3 V and 0.97 V are required.

3.1.2 Clock Generation

An external 25 MHz crystal must be connected to the MxL86112C. The required crystal specification is documented in [Chapter 7.7.6](#). An internal PLL circuit generates all the required internal clocks.

3.1.3 Reset Generation

The external hardware reset input (HRSTN pin) resets all the hardware modules:

- Driving the HRSTN pin low causes an asynchronous reset of the MxL86112C system.
- Releasing the HRSTN pin high triggers the power-on sequence and boot-up procedure.

The HRSTN pin is internally connected to a weak internal pull-up resistor.

3.1.4 Power-On Sequence

The MxL86112C powers on when the power is applied as shown in [Figure 16](#) and [Figure 17](#). The following steps are executed at power on:

- Locking of internal PLL.
- Reading of pin strap information, as described in [Chapter 3.1.5](#).
- Booting of the microprocessor from internal ROM.
- Auto-negotiation on the Ethernet twisted pair interface and SGMII interface using the speed capability of 1 Gbit/s full-duplex.
- Training and link up in accordance with the IEEE 802.3 [\[1\]](#) and SGMII [\[2\]](#) standards.

3.1.5 Configuration by Pin Strapping

The MxL86112C device can be configured by means of pin strapping on a number of the GPIO pins. The pin strapping configurations are captured during the chip power-on sequence, until the reset initialization is complete. The pin strap values can be set to logical high or low by connecting the corresponding pin via an external 1 kΩ resistor to either ground or 3.3 V.

Functional Description

The pin strap mapping is described in [Table 10](#) and [Table 11](#).

Table 10 Pin Names used for Pin Strapping

Pin Name	Pin Number	Configuration Item Description	Internal Pull-up/down
GPC1	8	PS_PHY_MADDR(0)	Pull-up
GPC2	9	PS_PHY_MADDR(1)	Pull-up
LED1	3	PS_PHY_MADDR(2) and PS_LED1_MODE	No
LED0	2	PS_SUPER_ISOLATE and PS_LED0_MODE	No
MDINT	22	PS_MDINT_POL	Pull-up
LED2	5	PS_RJ45_TAB and PS_LED2_MODE	No

Table 11 Pin Strapping Configuration Description

Pin Strapping Signals	Description
PS_PHY_MADDR(2:0)	MDIO PHY Address These values are used to specify the three least significant bits of the MDIO PHY Address. A high level means a logical 1 and low level means a logical 0. The two most significant bits of the 5-bit address are fixed at 0.
PS_MDINT_POL	MDIO Interrupt (MDINT) Polarity 0 _B HIGH MDIO Interrupt (MDINT) is active high 1 _B LOW MDIO Interrupt (MDINT) is active low
PS_LEDx_MODE	LED Mode This is to specify the LED mode per LED. PS_LED0_MODE follows the pin strapping setting of PS_SUPER_ISOLATE. PS_LED1_MODE follows the pin strapping setting of PS_PHY_MADDR(2). PS_LED2_MODE follows the pin strapping setting of PS_RJ45_TAB. 0 _B GROUND Ground mode 1 _B POWER Power mode
PS_RJ45_TAB	RJ45 Pin Reversal 0 _B DOWN Tab down 1 _B UP Tab up
PS_SUPER_ISOLATE	Super Isolate This is to specify whether the PHY is immediately active after a reset or it is halted until it is activated manually. 1 _B NORMAL The PHY is active after reset 0 _B HALT The PHY is inactive after reset

An alternative way to configure the MxL86112C after the boot process is to use the MDIO interface and write into various control registers, as detailed in [Chapter 3.2](#).

3.2 Configuration via MDIO Management Interface

The external controller (Station Management, STA) can be connected to the chip's slave MDIO interface. This allows access to the MDIO and MMD registers standardized in IEEE 802.3. Thus the STA can control chip configuration and retrieve status information. The MDIO transactions can be of any of the 3 types described in IEEE 802.3 Clause 22, Clause 22 Extended, and Clause 45 [1]. The list of MDIO registers is given in [Chapter 4](#).

[Figure 4](#) shows the minimum time required for the MDIO to be available for access.




Figure 4 MDIO Access Timing

3.2.1 MDIO Interface Voltage

The MDIO interface supports a voltage level of 3.3 V or 1.8 V. A voltage level of 3.3 V is supported by default. To operate this interface at a voltage level of 1.8 V, complete this procedure:

1. Supply the [VDDP](#) pin with 1.8 V.
2. Wait for MDIO interface to be available after the minimum time required as shown in [Figure 4](#).
3. Write 1 to the [MDIO_VOL](#) bit of the [VSPEC1_PM_CTRL](#) register using the MDIO interface at a voltage level of 1.8 V.

After the configuration, both read and write operations are supported on the MDIO interface. See [Section 7.7.4](#) for the maximum MDIO clock frequency supported at 1.8 V voltage level.

3.3 Ethernet PHY Interface

The Ethernet PHY implements the physical layer of the Ethernet standard. It supports digital signal processing (DSP) and analog signal processing (ASP) functions, to transmit data over the twisted pair cable.

3.3.1 Twisted Pair Interface

The Twisted Pair Interface (TPI) of the MxL86112C is fully compliant with IEEE 802.3. To facilitate low power implementation and reduce PCB costs, the series resistors required to terminate the twisted pair link with a nominal $100\ \Omega$ are integrated in the device.

As a consequence, the TPI pins can be connected directly via a transformer to the RJ45 plug. Additional external circuitry is required for common-mode termination and rejection. A schematic of the TPI circuitry taking these components into account is shown in [Figure 5](#). Refer to [Section 7.8.1](#) for details.




Figure 5 Twisted-Pair Interface of MxL86112C Including Transformer and RJ45 Plug

3.3.2 Transformerless Ethernet

Transformerless Ethernet (TLE) is required for backplane applications where the use of a transformer is not necessarily required to fulfill the galvanic decoupling requirements of the isolation specifications. In such applications, removing the transformer reduces both the external bill of material and the space requirements on the PCB.

As the MxL86112C incorporates a voltage-mode line driver, the only stringent requirement is to use AC coupling. AC coupling can be achieved using simple SMD type series capacitors. The value of the capacitors is selected so that the high-pass characteristics correspond to an equivalent standard transformer based application (recommended $C_{\text{coupling}} = 100\ \text{nF}$). [Figure 6](#) shows the external circuitry for TLE.




Figure 6 External Circuitry for the Transformerless Ethernet Application

3.3.3 Auto-negotiation

The MxL86112C supports auto-negotiation (ANEG) a part of the startup procedure to exchange capability information with the link partner. ANEG is enabled at MxL86112C initialization and its 1 Gbit/s speed capability is advertised.

The ANEG procedure is executed according to IEEE 802.3 Clause 28 and Clause 40 [1].

If the link partner does not support ANEG, the MxL86112C extracts the link speed configuration using parallel detection as described in Clause 28.

A STA connected to the MDIO interface can reprogram the MxL86112C advertised capability if required. It can also disable ANEG, in which case the system configuration must ensure compatibility between link partners to link up in a compatible mode.

Attention: *STD_CTRL.DPLX takes effect only when the auto-negotiation process is disabled and the GPY TPI is not operating in loop-back mode, that is, bits STD_CTRL.ANEN and STD_CTRL.LB are set to zero. Forced Half Duplex mode (STD_CTRL.DPLX = 0b0) is supported only in 10BT and 100BT speed modes. This field is ignored for higher speeds.*

3.3.4 Auto-downspeed

The auto-downspeed (ADS) feature implements a process to decrease the operating speed of the link when the link quality or cable is insufficient. The feature ensures maximum interoperability even in harsh or inadequate cable infrastructure environments. In particular, ADS is applied during the 1000BASE-T training phase. The downspeed is necessary when the cable quality or characteristics are inadequate. For example, it is possible to advertise 1000BASE-T during ANEG when both link partners are connected via a cable that does not support the 4-pair Gigabit Ethernet mode.

The MxL86112C detects such configurations to avoid repeating link up failures and clears Gigabit capability in the ANEG advertisement registers. After the resulting link down, the next ANEG procedure no longer advertises 1000BASE-T. The next link up is done at the next advertised speed below 1000 Mbit/s.

The MxL86112C also executes an ADS procedure when the signal quality is not suited to a 1000BASE-T link up due to increased alien noise or over long cables.

When the MxL86112C is configured to advertise no speed capability below 1000 Mbit/s, the ADS feature is disabled automatically.

3.3.5 Polarity Reversal Correction

For each of the 4 pairs, the MxL86112C automatically detects and corrects any inversion of the signal polarity on the P and N signals. The detection is done during the auto-negotiation phase. The detected polarity is frozen once the link has been established, and remains unchanged until the link is dropped.

The polarity corrections applied are indicated in the following register: PMA_MGBT_POLARITY (register 1.130) and are valid when auto-negotiation is complete.

3.3.6 Auto-Crossover Correction

To maximize interoperability, even in inadequate wiring environments, the MxL86112C automatically performs cable crossover (MDI-X). The supported pair-mappings detectable and correctable by the device are listed in [Table 12](#).

The purpose is to compensate for any non-standard (ANSI TIA/EIA-568-A:1995) cabling, as well as both straight-through and crossover cable connections: the MxL86112C automatically detects and corrects any crossed cable configuration (transmit-receive pairing between partners does not match). The auto-crossover function is fully compliant with IEEE 802.3, Clause 40.4.4 [1], in 1000BASE-T mode.

The corrections applied are indicated in the following register: PMA_MGBT_POLARITY (register 1.130) and are valid when auto-negotiation is complete.

Table 12 Supported Twisted Pair Mappings on a CAT5 or Better Cable

Crossover Modes on RJ45 ¹⁾		RJ45 Pinning							
Mode	Description	1	2	3	4	5	6	7	8
11	Straight cable, standard compliant	TPIAP (A+)	TPIAN (A-)	TPIBP (B+)	TPICP (C+)	TPICN (C-)	TPIBN (B-)	TPIDP (D+)	TPIDN (D-)
00	Full Gigabit Ethernet MDI-X This is the standard compliant MDI-X with pair A-B swapped and pair C-D swapped	TPIBP (B+)	TPIBN (B-)	TPIAP (A+)	TPIDP (D+)	TPIDN (D-)	TPIAN (A-)	TPICP (C+)	TPICN (C-)

1) Pin assignment according to TIA/EIA-568-A/B

3.3.7 RJ45 Tab Up or Tab Down Configuration

The RJ45 plug on the system PCB can be soldered with the tab up or down as illustrated in [Figure 7](#).

The difference between tab up and tab down is a swap in position between A and D. The pin strap PS_RJ45_TAB allows the system designer to perform this configuration. As a result, a PCB layout does not need to be modified when a RJ45 tab up or down socket needs to be mounted.




Figure 7 RJ45 Tab Up or Tab Down Configuration

3.3.8 Wake-on-LAN

The MxL86112C supports Wake-on-LAN. It generates an interrupt to an external controller when it detects special WoL Ethernet packets. This allows the controller to enter sleep mode if there is no Ethernet traffic to process, and be woken up when traffic starts. WoL packets are detected for all link speeds. This scenario is shown in [Figure 8](#).




Figure 8 Block Diagram of WoL Application

The most commonly used WoL packet is called a magic packet. A magic packet contains the MAC address of the device to be woken up as well as, optionally, a password called SecureON. The MAC address and the optional SecureON password relevant for the WoL logic inside the MxL86112C can be configured in the WOL MDIO registers in “Vendor Specific 2” VSPEC2 MMD device described in [Chapter 4](#). When such a configured magic packet is received by the MxL86112C, an MDINT interrupt is issued.

An example programming sequence for these configuration registers is given in [Table 13](#).

Table 13 Programming Sequence for the Wake-on-LAN Functionality

Step	Register Access	Remark
1	MDIO.MMD.WOLAD01 = EEFF _H	Program the fifth and sixth MAC address bytes
2	MDIO.MMD.WOLAD23 = CCDD _H	Program the third and fourth MAC address bytes
3	MDIO.MMD.WOLAD45 = AAB _H	Program the first and second MAC address bytes
4	MDIO.MMD.WOLPW01 = 4455 _H	Program the fifth and sixth SecureON password bytes
5	MDIO.MMD.WOLPW23 = 2233 _H	Program the third and fourth SecureON password bytes
6	MDIO.MMD.WOLPW45 = 0011 _H	Program the first and second SecureON password bytes
7	MDIO.PHY.IMASK.WOL = 1 _B	Enable the Wake-on-LAN interrupt mask
8	MDIO.MMD.WOLCTRL.WOL.EN = 1 _B	Enable Wake-on-LAN functionality

3.4 SGMII Interface

The MxL86112C implements a serial data interface, called SGMII or SerDes, to connect to another chip implementing the MAC layer (MAC SoC). The data rates supported by the SGMII interface are the same as for the TPI (10 Mbit/s, 100 Mbit/s, or 1 Gbit/s). These rates correspond to baud rates of 1.25 Gbaud (for 10/100/1000 Mbit/s using data repetition).


3.4.1 SGMII Control and Status Registers

The MxL86112C API describing the driver software executed on the MAC SoC must be followed to configure the SGMII interface.

The MAC SoC can use MDIO registers to retrieve the MxL86112C TPI and SGMII status.

The API controls the SGMII interface using 2 MDIO registers described, as shown in [Figure 9](#):

- VSPEC1_SGMII_CTRL is used to enable and configure the SGMII auto-negotiation or force a link configuration. Programming this register is optional as the SGMII interface comes up in a default configuration after reset that does not need any additional control from the STA. The STA can also control the SGMII reset, SGMII powerdown or SGMII loop back using this register. Until SGMII is in powerdown (VSPEC1_SGMII_CTRL.PD = 1) state, programming to other bits on VSPEC1_SGMII_CTRL register is ignored.
- VSPEC1_SGMII_STAT is a read-only register that can be used by the STA to retrieve the SGMII link status, data rate and auto-negotiation completion status.



Operating Procedure

SoC is responsible for monitoring PHY_ISTAT events, TPI data rate and link status:

LSTC: PHY link status change with new status indicated in STD_STAT.LS

LSPC: PHY link speed change with new TPI speed indicated in PHY_MIISTAT.DR

The GPY PHY side SGMII is set up by the GPY at the same speed as the TPI link.

The MAC SoC is responsible for programming the MAC side SGMII at the matching speed.

PHY_ISTAT event fields in PHY_ISTAT MDIO register:

- LSTC: Link state change
- LSPC: Link speed change
- DXMC: Duplex mode change
- MDIXC: MDIX change, polarity change
- ADSC: Auto-downspeed event
- TEMP: PVT Sensor Event
- LP: Low Power Event
- LOR: Sync E loss of reference
- ANCE: ANEG complete or ANEG Error
- NPRX/NPTX: ANEG Next Page RX or TX
- MSRE: Master Slave Resolution Error
- WOL: Wake-on-LAN event

Figure 9 MxL86112C SGMII Configuration and Status Registers

3.4.2 SGMII Configuration at Power Up

The MxL86112C SGMII interface is configured to operate automatically after reset. The STA does not have to change the register VSPEC1_SGMII_CTRL to operate in this default mode:

- SGMII auto-negotiation is enabled
- The TPI configuration after link up defines the SGMII PHY side configuration. The MAC side SoC must configure its SGMII MAC side interface to match the MxL86112C PHY side configuration, as explained in [Chapter 3.4.3](#) and [Chapter 3.4.4](#)

3.4.3 SGMII PHY Side Setup According to TPI Setup

The MxL86112C PHY side SGMII is set up by the MxL86112C at the same speed as the twisted pair interface (TPI) link.

When a link status changes on the TPI (up/down and speed change), the MxL86112C reconfigures its SGMII automatically.

3.4.4 SGMII MAC Side Setup by MAC SoC

The MAC SoC (STA) is responsible for monitoring the PHY_STAT events, which indicate TPI data rate and link status. The MAC SoC can monitor link status or link speed changes using the following three possible methods:

- Using the MDIO interface MDINT interrupt and reading the associated event
- Using the MDIO interface polling (reading) of the link status register STD_STAT.LS
- Using the restart of the SGMII ANEG which conveys the new link parameters. In this case, the SGMII Cisco ANEG must be enabled after power up.

In all three cases:

- The MxL86112C reconfigures the PHY side SGMII to match the TPI setup
- The MAC SoC must set up the MAC side SGMII to match the PHY side SGMII

3.4.5 SGMII Link Monitoring by MAC SoC

The MxL86112C indicates its interface status using the following registers, as indicated in [Figure 9](#):

- MDIO register PHY_MIISTAT to indicate the TPI status
- MDIO register SGMII_STAT to indicate the SGMII status

A change of status on the TPI can be indicated by the MDIO interrupt MDINT. MDINT is generated if the STA has programmed the event mask in the PHY_IMASK register corresponding to any of the following events occurring on the TPI:

- LSTC: Link state change
- LSPC: Link speed change
- DXMC: Duplex mode change
- MDIXC: MDIX change, polarity
- ADSC: Auto-downspeed event
- TEMP: PVT Sensor Event
- LP: Low Power Event
- LOR: Sync E loss of reference
- ANCE: ANEG complete or ANEG error
- NPRX/NPTX: ANEG next page RX or TX
- MSRE: Master Slave Resolution Error
- WOL: Wake-on-LAN

The MDINT signal is deasserted by the MxL86112C when the MAC SoC STA performs a READ access to the MDIO register PHY_ISTAT.

The events relevant to the TPI status that are useful for monitoring SGMII are LSTC and LSPC.

3.4.5.1 Actions on TPI Link Down / Link Up Status Change

The MxL86112C does not systematically bring the SGMII link down when the TPI link is down.

The STA can read the status on each side (SGMII and TPI) and make the appropriate decision about the SGMII link down.

For example, if the TPI status is in link down for too long, the STA can take the decision to also power down the SGMII.

3.4.5.2 New TPI Link Up at Same Speed

The following scenario describes a transition on TPI that does not require any restart or change of mode on SGMII:

- SGMII is set to a specific speed and SGMII link is up
- TPI goes to link down – and link up
- When TPI is down, the SGMII side is transmitting Idle packets
- TPI links up at the same speed as before

In these cases, the MxL86112C does not reprogram the PHY side SGMII.

3.4.5.3 Change of Speed After a New Link Up on TPI

The following scenario describes a transition on TPI that requires a change of mode on SGMII:

As a PHY side SGMII controller, the MxL86112C enforces the speed on the MAC side SGMII.

For a change in TPI speed within the [10/100/1000 Mbit/s] rate subset, there is no change in baud speed on SGMII:

- New TPI configuration is reflected in the MDIO status registers and the MDINT interrupt is triggered to indicate the change as explained in [Chapter 3.4.5](#).
- MxL86112C programs its SGMII to the new speed. In particular, for speeds 10 and 100 Mbit/s, the MxL86112C SGMII PCS performs data repetition by 100x and 10 x respectively.

Functional Description

- SGMII lane clock remains unchanged at 1.25 Gbaud clock speed.
- If Cisco ANEG is enabled, the MxL86112C conveys the changed speed parameters by restarting SGMII ANEG.
- If Cisco ANEG is disabled, the MxL86112C changes the SGMII configuration immediately and expects the MAC SoC to monitor the link change and match the same configuration.

3.4.6 Auto-negotiation Modes Supported by SGMII

Two modes are supported for the SGMII auto-negotiation protocol:

- Cisco Serial-GMII Specification 1.8 [2]
- 1000BX IEEE 802.3 following IEEE Clause 37 [1]

The information exchange mechanism of ANEG is the same in both modes, but the parameters communicated are slightly different. The 1000BX scheme allows for some parameters to be aligned with the highest common capability between the two sides of the SerDes. The Cisco SGMII scheme uses the protocol to communicate the configuration requested by the PHY side SGMII to the MAC side SGMII (e.g. speed request); it is a one-way request.

The parameters communicated by the Cisco ANEG protocol [2] from SGMII-PHY to SGMII-MAC are:

- Link Up or Link Down indication (reflects the TPI status)
- Half Duplex or Full Duplex mode
- Data rate (standard only supports 10 Mbit/s to 1000 Mbit/s)
- EEE capability support
- EEE Clock Stop capability support

The parameters exchanged by the 1000BX ANEG protocol [1] are:

- Remote fault
- Pause support and mode (symmetrical or asymmetrical)
- Half Duplex or Full Duplex

The Cisco ANEG protocol is recommended for a standard application.

3.4.6.1 Enabling SGMII Auto-negotiation Mode

SGMII auto-negotiation is ON at power up. ANEG can be enabled/disabled by setting register field VSPEC1_SGMII_CTRL.ANEN. In the default case:

- MxL86112C PHY side SGMII is configured by MxL86112C to match the TPI link configuration.
- MxL86112C uses ANEG to convey the new link parameters to the MAC SoC.
- MAC SoC MAC side SGMII must be configured by the MAC SoC to match the MxL86112C PHY side SGMII configuration.

3.5 LED Interface

3.5.1 LED

The MxL86112C allows 3 LEDs to be used for visual status indication. Each pin can drive a single color LED.

3.5.2 LED Configuration

The MxL86112C API describing the driver software executed on the MAC SoC must be followed to configure this interface.

The external LED can be connected to either the ground or to power as shown in [Figure 10](#). The LEDx pin represents one of the available LED interface pins at the device. The GND signal represents the common ground EPAD. The pin strap value of the LEDx pin depends on the mode of the LED, as shown in [Figure 10](#).

Note: This figure does not show the full recommended circuits with all the necessary components. Refer to the relevant HDK/EVK PCB design documentation for more details.




Figure 10 LED Connection Options to Ground or Power Supply

3.5.3 LED Brightness Control

There are two LED brightness modes configurable by the GPY API, based on the system requirement.

- LED Brightness Level Max Mode
Fixed level signal (no pulses) for maximum brightness which can also be used as control signal for other purposes.
- LED Brightness Level Control Mode (Constant Mode)
Allows the configuration of 16 levels of LED brightness as described in [Brightness Control](#).

Brightness Control

This block controls the brightness of the LED by way of controlling the time duration the LED is ON/OFF, and due to persistence of the eye, LED brightness will be perceived. When LED is off, the output is disabled. When LED is on, the output is enabled. Brightness control controls the LED output enable directly.

As show in [Figure 11](#), brightness control frequency is 81.25 Hz. Each period is divided into 64 slots.

When LED brightness control is disabled, LED is enabled in all 64 slots.

When LED brightness control is enabled, LED is enabled for consecutive n slots. n is determined by brightness level configured. LED output is disabled in the 64th slot.




Figure 11 LED Brightness Control By Controlling LED Output Enable/Disable

3.6 Smart-AZ Feature

The Smart-AZ feature is relevant when the MxL86112C is connected to a MAC SoC that does not implement the IEEE 802.3az standard. In this case, the MAC SoC cannot initiate a transition to the low-power idle state.

To alleviate the limitation of such a MAC SoC, the MxL86112C detects the conditions that may lead to low-power idle and generates the control messages to enter IEEE 802.3az mode in accordance with the IEEE 802.3az standard.

The Smart-AZ feature is enabled by default. It can be disabled by programming VSPEC1_PM_CTRL.PM_EN to 0.

3.7 Power Management

This chapter describes the power management functions of the MxL86112C.

3.7.1 Power States

Figure 12 illustrates the power states and transition of the MxL86112C. In this state diagram, the (0.11) syntax corresponds to the value of bit 11 from register 0 in device 0. This is the “PD” power down bit in MDIO STD_CTRL described in [Chapter 4](#). The station management can use this STD_CTRL.PD field to bring the physical interface to POWER DOWN state.

The other states are automatically entered by the MxL86112C depending on the context, and following the Energy Efficient Ethernet protocol. This is done without need for any intervention from STA.

Acronyms “NLP” and “FLP” respectively mean “Normal Link Pulse” and “Fast Link Pulse”. These pulses are received on the twisted pair interface from a link partner and used to wake up the MxL86112C and enter auto-negotiation.




Figure 12 State Diagram for Power Down State Management

3.7.2 RESET Power Up

This is the state in which the MxL86112C starts up after either a hardware reset or power up.

Once initialized, the MxL86112C will always transition to SCAN state.

3.7.3 POWER DOWN State

The POWER DOWN state is entered by setting “power down” bit 11 of the MDIO standard register STD_CTRL (0.11) to logic 1, regardless of the current state of the device. The POWER DOWN state corresponds to power down as specified in IEEE 802.3, Clause 22.2.4.1.5. Some signal processing blocks are stopped to save energy, but the MxL86112C still responds to MDIO messages. The SGMII interface to the MAC SoC is switched off as well.

The POWER DOWN state exit is triggered by setting the MDIO standard register (0.11), which generates a transition to SCAN state.

3.7.4 SCAN State

The SCAN state differs from the POWER DOWN state because the receiver periodically scans for signal energy or FLP bursts on the TPI. There is no transmission in this state. When a FLP burst is received, the MxL86112C enters the auto-negotiation protocol to exchange capabilities with the link partner and establish a data link in the NORMAL state.

3.7.5 PING State

The PING state is similar to the SCAN state except that the transceiver transmits an FLP burst onto the TPI for a programmable amount of time. This is used to wake potential link partners from the POWER DOWN state. This state corresponds to the state of “ANEG” described in Clause 28 of the IEEE standard [1].


3.7.6 LP State

The Low Power (LP) state in MxL86112C is enabled by configuring MDIO register PHY_CTL2.LP. The LP state is entered automatically when there is no Ethernet cable connected to the MxL86112C. The MxL86112C firmware detects this condition when no energy or FLP is present on the TPI and enters the LP state. It is intended to set the MxL86112C into its maximum power saving state. In this state, most digital domains are in reset. Only a minimal amount of circuitry (analog/digital) operates to detect signal energy on the receiver of a TPI and trigger a wake-up.

When the MxL86112C is in LP state, the STA does not have access to the MDIO/MMD registers.

The LP state is exited upon detection of signal energy on the twisted pair (either NLP or FLP). The MxL86112C transitions to the RESET Power Up state automatically.

It is possible for the STA host to be informed of the LP entry condition and can choose to acknowledge it before granting LP entry. By setting PHY_IMASK.LP bit to ACTIVE, the STA requests the MDINT interrupt from MxL86112C when the entry conditions are met. If PHY_CTL2.LP_STA_BLOCK is ON then MxL86112C will enter LP only after STA reads the interrupt status register PHY_ISTAT else the entry to LP is unconditional. All the LP related control bits and communication mechanism between STA and GPY is shown in the flowchart in [Figure 13](#).


Figure 13 LP Sequence
Table 14 LP State Entry and Exit Sequence

Step	State	Remark
1	ACTIVE, the LP feature is enabled by programming PHY_CTL2.LP = 1.	Use MDIO register PHY_CTL2.LP to enable / disable the LP feature.
2	ANEG, Ability Detect	The firmware detects no energy on the cable when no FLP is received for a long period of time. This time can be configured with register: VSPEC1_NBT_DS_CTRL.NRG_RST_CNT (value to program = time in seconds). Default time is 4 seconds (VSPEC1_NBT_DS_CTRL.NRG_RST_CNT = 4).
3	LP Entry	MxL86112C saves MDIO LP persistent registers.

Table 14 LP State Entry and Exit Sequence (cont'd)

Step	State	Remark
4	LP	Power consumption is saved in this state. MxL86112C listen to energy pulses from Link Partner ANEG as a condition to trigger LP exit. Only a minimal amount of circuitry operates to detect signal energy on TPI and trigger a wake-up. MxL86112C GPIOs, LEDs and MDIO interface are disabled.
5	LP Exit, based on Energy detected on cable.	MxL86112C restores the MDIO LP persistent registers. The STA is responsible to restore any custom MDIO information that were not saved in the group of LP persistent registers.
6	ANEG, LINK-UP and ACTIVE	MxL86112C operates in Normal Power Modes.

These are persistent MDIO registers saved and restored during LP entry-exit.

1. STD_CTRL.SSM
2. STD_CTRL.COL
3. STD_CTRL.DPLX
4. STD_CTRL.ISOL
5. STD_CTRL.ANEN
6. STD_CTRL.SSL
7. STD_AN_ADV.TAF
8. STD_AN_ADV.XNP
9. STD_GCTRL.MBTHD
10. STD_GCTRL.MBTFD
11. STD_GCTRL.MSPT
12. STD_GCTRL.MS
13. STD_GCTRL.MSEN
14. PHY_IMASK
15. PHY_CTL1.AMDIX
16. PHY_CTL1.MDIAB
17. PHY_CTL1.MDICD
18. PHY_CTL1.POLA
19. PHY_CTL1.POLB
20. PHY_CTL1.POLC
21. PHY_CTL1.POLD
22. PHY_CTL2.LPI
23. PHY_CTL2.ANPD
24. PHY_CTL2.PSCL
25. PHY_CTL2.LP
26. PHY_CTL2.LP_STA_BLOCK
27. PHY_CTL2.STICKY
28. PHY_CTL2.SDETP
29. PHY_LED
30. ANEG_CTRL.ANEG_ENAB
31. ANEG_MGBT_AN_CTRL.LDL
32. ANEG_MGBT_AN_CTRL.FR
33. ANEG_MGBT_AN_CTRL.FR2G5BT
34. ANEG_MGBT_AN_CTRL.AB2G5BT
35. ANEG_MGBT_AN_CTRL.PT
36. ANEG_MGBT_AN_CTRL.MS_MAN_EN
37. ANEG_MGBT_AN_CTRL.MSCV
38. ANEG_EEE_AN_ADV1.EEE_100BTX
39. ANEG_EEE_AN_ADV1.EEE_1000BT
40. ANEG_EEE_AN_ADV2.EEE2G5
41. VSPEC1_NBT_DS_CTRL.NO_NRG_RST
42. VSPEC1_NBT_DS_CTRL.DOWNSHIFTEN
43. VSPEC1_NBT_DS_CTRL.DOWNSHIFT_THR
44. VSPEC1_NBT_DS_CTRL.NRG_RST_CNT
45. VSPEC1_NBT_DS_CTRL.FORCE_RST
46. VSPEC1_LED0
47. VSPEC1_LED1
48. VSPEC1_LED2
49. VSPEC1_SGMII_CTRL
50. VSPEC1_PM_CTRL

51. VSPEC1_IMASK

3.7.7 NORMAL State

The NORMAL state is used to establish and maintain a link connection. If a connection is dropped, the MxL86112C moves back into SCAN state.

3.7.8 Low-Power IDLE State: Energy-Efficient Ethernet

The IEEE 802.3 standard [1] describes the Energy-Efficient Ethernet (EEE) operation that is supported by the MxL86112C. EEE is supported in the various speeds of 10BASE-T_e, 100BASE-TX, and 1000BASE-T. The general idea of EEE is to save power during periods of low link utilization. Instead of sending active idle data, the transmitters are switched off for a short period of time. This is called the quiet period in the standard. The link is kept active by means of a frequent refresh cycle initiated by the PHY itself during low power state. This sequence is repeated until a wake request is generated by one of the link partner MACs. MxL86112C follows the IEEE 802.3 standard regarding EEE. The principle is shown in Figure 14. This state is entered automatically when the low-power idle conditions are met.




Figure 14 EEE Low-Power Idle Sequence

3.8 Firmware Upgrade

The MxL86112C provides a firmware upgrade feature, that allows feature and functional enhancements of the MxL86112C in the field.

Initially, the MxL86112C is provided with a permanent on-chip firmware image in the ROM.

A new firmware image can be downloaded into an on-chip memory and the MxL86112C can fetch the upgraded firmware from this memory after a reboot.

The host MAC SoC can initiate the firmware upgrade process any time after the MDIO interface is ready. MaxLinear provides an API to facilitate the firmware upgrade. To upgrade the MxL86112C's firmware image, the device must be put into the reset state and restarted. This allows the usual **Power-On Sequence** to occur and allows the download of a MaxLinear signed firmware image into the on-chip SRAM using the MDIO slave interface. The **Super Isolate** mode can be used to prevent MxL86112C from executing the internal firmware image in the ROM, before the firmware upgrade process is started.

Once the firmware image has been transferred to the MxL86112C's on-chip memory, it is authenticated. For security reasons, the MxL86112C will only accept firmware images, which are electronically signed by MaxLinear. In case the downloaded image cannot be authenticated by the MxL86112C or the image download is aborted or fails, the MxL86112C will default to run from the internal firmware image in the ROM.

The MAC SoC interaction with the MxL86112C for the FW download to SRAM is described in **Figure 15**.




Figure 15 Firmware upgrade

The GPY API describing the driver software executed on the MAC SoC must be followed to execute this feature. It provides information on the update process and which actions are required in the MAC SoC application.

Security feature to prevent rollback of image to a previous version (Anti-Rollback) is not supported within the MxL86112C. If the system (SoC) to which the MxL86112C is attached, mandates such features, they can be supported by the system. The host software is expected to verify a firmware before downloading it to the SRAM, and that the version number of the new firmware is higher than the one installed.

4 MDIO and MMD Register Interface Description

The following sections describe the MDIO and MMD registers, which are standardized by IEEE 802.3 [1], and available to support the MxL86112C feature set. These registers can be accessed by an external management entity (also called STA in IEEE) to control, configure or read the status of the MxL86112C. After power-on, the MxL86112C resets the MDIO and MMD registers to default values that are sufficient to operate without specific programming.

All the register definitions, behaviors and fields are strictly compliant with the IEEE 802.3 [1]. Refer to IEEE 802.3 for more detailed explanations of the registers. The only registers that are not referenced in IEEE 802.3 are two register groups that are “vendor specific”: VSPEC1 and VSPEC2. These allow custom functions related to the MxL86112C. In the register descriptions, the section or table references refer to the IEEE 802.3 [1] documents.

4.1 Definitions

The following acronyms are used in the IEEE 802.3 standard and commonly used in the Ethernet technical domain:

- **STA:** Station Management. A host connected to the MDIO interface. STAs are generally Media Access Controllers (MACs). The STA drives the MDIO bus as a clock master and the MxL86112C is MDIO slave.
- **Host:** Used as a synonym of STA in this document.
- **PHY:** Physical Layer. In the MxL86112C this encompasses Analog Signal Processing, Digital Signal Processing, PCS. The PHY contains several sub-layers that are individually manageable entities known as MDIO manageable devices (MMDs).
- **MMD:** MDIO Manageable Device. The list of MMDs available in the MxL86112C is in [Chapter 4.3](#).
- **Device:** In the context of MDIO/MMD registers, a device is a register bank grouped by logical sub-layers of the PHY layer.
- **Clause:** Refers to a particular section of the IEEE 802.3 standard [1]. In particular Clause 22 describes MDIO device 0, and Clause 45 describes the other MMDs.
- **MII:** Media Independent Interface. This encompasses the MDIO as well as the (G)MII as described in Clause 22. STD registers in device 0 are also called MII registers.

4.2 Register Naming and Numbering

The register numbering convention in this document is similar to that of IEEE 802.3:

The numbering syntax uses 3 numbers “a.b.c” as specified in IEEE 802.3 paragraph 45.1, and the notation is generalized to Clause 22 registers in device 0 “STD”. The alphanumeric syntax also uses the same structure and uses the names of the MMD devices, registers and register fields separated by underscore and dot as described below.

4.2.1 Register Numbering

The syntax is as follows, with a, b, c written as decimal numbers:

a.b.c = <DEVICE_NUMBER>.<REGISTER_NUMBER>.<FIELD_NUMBER>

When the last indicator (c) is omitted, the register numbering refers to the full register.

When a field is more than a single bit, the bit range is indicated using a semicolon (e.g. 1:3 is the field of bits 1 to 3). In an MDIO register, the least significant bit is bit 0 and most significant bit is bit 15. All MDIO registers are 16 bit wide.

4.2.2 Register Naming

The syntax is as follows, with AA, BB, CC written as alphanumeric strings:

AA.BB.CC = <DEVICE_NAME>.<REGISTER_NAME>.<FIELD_NAME>

When the last indicator (CC) is omitted, the register naming refers to the full register.

The fields named Res, RES1, and RES2 refer to reserved fields as per IEEE 802.3 documents.

4.2.3 Examples

STD_STAT.ANOK is the name of the field 0.1.5, which indicates auto-negotiation complete.

ANEG_CTRL.ANEG_RESTART is the name of the field 7.0.9, which allows the STA to restart the Ethernet ANEG procedure.

ANEG_PHYID1 is the complete 16-bit register number 7.2, for the PHY identifier 1 number.

VSPEC1_LED1.BLINKS is the 4-bit wide field number 30.2.15:12, which contains LED1 slow blinking configuration.

4.3 MMD Devices Present in MxL86112C

The MMD devices implement groups of standardized registers under the management of the STA. They are defined in IEEE 802.3.

Table 15 MDIO / MMD Devices Present in MxL86112C

MDIO / MMD Name	Device Number (decimal)	Description
STD	0	MDIO Standard Device as described in Clause 22. This also contains a number of PHY registers that are MxL86112C specific.
PMAPMD	1	Control and status registers related to PMA/PMD signal processing modules.
PCS	3	Control and status registers related to PCS encoding/decoding device.
ANEG	7	Control and status registers related to auto-negotiation device.
VSPEC1	30	MxL86112C-specific LED control and MxL86112C SGMII control.
VSPEC2	31	MxL86112C-specific Wake-on-LAN control.

4.4 Responsibilities of the STA

The MxL86112C responds to all published register addresses for the device and returns a value of zero for undefined and unsupported registers.

As per IEEE 802.3 guidelines, it is the responsibility of the STA entity to ensure that mutually acceptable speeds are applied consistently across all the MMDs of the MxL86112C.

The MxL86112C ignores writes to the PMA/PMD speed selection bits that select speeds which are not advertised in the PMA/PMD speed ability register. The PMA/PMD speed selection defaults to a supported ability.

4.5 MDIO Access Protocols to Read / Write Registers

All the MDIO/MMD registers can be accessed from an external chip connected to the MDIO bus on the MDIO and MDC pins. The MxL86112C supports several MDIO frame protocols:

- Clause 22: To access Device 0
- Clause 22 Extended: To access other devices (Dev 1: PMAPMD, Dev 3: PCS, Dev7: ANEG, Dev 30: VSPEC1, DEV 31: VSPEC2) using the indirection scheme specified by IEEE 802.3.
- Clause 45: to access all devices

Both Clause 22 Extended and Clause 45 can be used to access MMD devices. However, the mechanism implemented in the MxL86112C provides faster speeds using Clause 45, so there are some differences in latencies in the MDIO reply:

- Protocol "Clause 22 Extended" involves the MxL86112C an indirection mechanism.
- Protocol "Clause 45" provides faster replies.

The Clause 22 registers can be accessed using the Clause 45 electrical interface and the Clause 22 management frame structure [IEEE 802.3 section 45.2].

5 MDIO Registers Detailed Description

Table 16 Register Access Type

Mode	Symbol
Status Register, (Status, or Ability Register)	RO
Read-Write Register, (e.g. MDIO Register)	RW
Read-Write, Self-Clearing Register (bit is cleared after read from MDIO)	RWSC
Read-Only, Self-Clearing Register (bit is cleared after read from MDIO)	ROSC
Read-Only Latching Low Register	ROLL
Read-Only Latching High Register	ROLH

Attention: As MxL86112C is a 1G speed product, the maximum speed capability available in the registers is 1G. Any speed request higher than 1G (2.5G, 5G, 10G) defaults to 1G.

5.1 Standard Management Registers

This section describes the IEEE 802.3 standard management registers corresponding to Clause 22.

Table 17 Registers Overview

Register Short Name	Register Long Name	Reset Value
STD_CTRL	STD Control (Register 0.0)	3040 _H
STD_STAT	Status Register (Register 0.1)	7949 _H
STD_PHYID1	PHY Identifier 1 (Register 0.2)	C133 _H
STD_PHYID2	PHY Identifier 2 (Register 0.3)	5400 _H ¹⁾
STD_AN_ADV	Auto-Negotiation Advertisement (Register 0.4)	91E1 _H
STD_AN_LPA	Auto-Negotiation Link Partner Ability (Register 0.5)	0000 _H
STD_AN_EXP	Auto-Negotiation Expansion (Register 0.6)	0064 _H
STD_AN_NPTX	Auto-Negotiation Next Page Transmit Register (Register 0.7)	2001 _H
STD_AN_NPRX	Auto-Negotiation Link Partner Received Next Page Register (Register 0.8)	0000 _H
STD_GCTRL	Gigabit Control Register (Register 0.9)	0200 _H
STD_GSTAT	Gigabit Status Register (Register 0.10)	0000 _H
STD_MMDCTRL	MMD Access Control Register (Register 0.13)	0000 _H
STD_MMDDATA	MMD Access Data Register (Register 0.14)	0000 _H
STD_XSTAT	Extended Status Register (Register 0.15)	2000 _H

1) For the device specific reset value, refer to the Product Naming table in the [Package Outline](#) chapter.

5.1.1 Standard Management Registers

This chapter describes all registers of STD in detail.

STD Control (Register 0.0)

This register controls the main functions of the PHY.

IEEE Standard Register=0.0

STD_CTRL											Reset Value
STD Control (Register 0.0)											3040 _H
15	14	13	12	11	10	9	8	7	6	5	0
RST	LB	SSL	ANEN	PD	ISOL	ANRS	DPLX	COL	SSM	RES	
rwsc	rw	rw	rw	rw	rw	rwsc	rw	rw	rw		ro

Field	Bits	Type	Description
RST	15	RWSC	Reset Resets the PHY to its default state. Active links are terminated. Note that this is a self-clearing bit which is set to zero by the hardware after reset has been done. See also IEEE 802.3 22.2.4.1.1. 0 _B NORMAL Normal operational mode 1 _B RESET Resets the device
LB	14	RW	Loop-Back on GMII This mode enables looping back of MII data (SGMII) from the transmit to the receive direction. No data is transmitted to the Ethernet PHY. The device operates at the selected speed. The collision signal remains de-asserted unless otherwise forced by the collision test. 0 _B NORMAL Normal operational mode 1 _B ENABLE Closes the loop-back from TX to RX at xMII
SSL	13	RW	Forced Speed Selection LSB This bit only takes effect when the auto-negotiation process is disabled, that is, bit ANEN is set to zero. This is the lower bit (LSB) of the forced speed selection. In conjunction with the higher bit (MSB), the following encoding is valid: MSB LSB bit values: 0 0 = 10 Mbit/s 0 1 = 100 Mbit/s 1 0 = 1000 Mbit/s 1 1 = Reserved, defaults to 2500 Mb/s if the PMA_CTRL register 1.0.5:2 is equal to [0 1 1 0] The standard procedure to force the 2500 Mb/s (when ANEG is disabled) is to program PMA_CTRL with 1.0.6 = 1.0.13 = 1 and 1.0.5:2 = [0 1 1 0] GPY PHY mirrors 1.0.6, 1.0.13 and 0.0.6, 0.0.13
ANEN	12	RW	Auto-Negotiation Enable Allows enabling and disabling of the auto-negotiation process capability of the PHY. If enabled, the force bits for duplex mode (CTRL.DPLX) and the speed selection (CTRL.SSM, CTRL.SSL) become inactive. Otherwise, the force bits define the PHY operation. See also IEEE 802.3 22.2.4.1.4. 0 _B DISABLE Disable the auto-negotiation protocol 1 _B ENABLE Enable the auto-negotiation protocol
PD	11	RW	Power Down Forces the device into a power down state (SLEEP) in which power consumption is the bare minimum required to still maintain the MII management interface communication. When activating the power down functionality, the PHY terminates active data links. The MII interface is also stopped in power down mode. See also IEEE 802.3 22.2.4.1.5. 0 _B NORMAL Normal operational mode 1 _B POWERDOWN Forces the device into power down mode

Field	Bits	Type	Description (cont'd)
ISOL	10	RW	Isolate The isolation mode isolates the PHY from the MAC. MAC interface inputs are ignored, whereas MAC interface outputs are set to tristate (high-impedance). See also IEEE 802.3 22.2.4.1.6. 0 _B NORMAL Normal operational mode 1 _B ISOLATE Isolates the PHY from the MAC
ANRS	9	RWSC	Restart Auto-Negotiation Restarts the auto-negotiation process on the MDI. This bit does not take any effect when auto-negotiation is disabled using (CTRL.ANEN). Note that this bit is self-clearing after the auto-negotiation process is initiated. See also IEEE 802.3 22.2.4.1.7. 0 _B NORMAL Stay in current mode 1 _B RESTART Restart auto-negotiation
DPLX	8	RW	Forced Duplex Mode Note that this bit only takes effect when the auto-negotiation process is disabled, that is, bit CTRL.ANEN is set to zero. This bit controls the forced duplex mode. It allows forcing of the PHY into full or half-duplex mode. Note that this bit does not take effect in loop-back mode, that is, when bit CTRL.LB is set to "1". See also IEEE 802.3 22.2.4.1.8. The Duplex mode can only be forced to Half Duplex in 10BT and 100BT speed modes. This field is ignored for higher speeds. 0 _B HD Half duplex 1 _B FD Full duplex
COL	7	RW	Collision Test Allows testing of the COL signal at the xMII interface. When the collision test is enabled, the state of the TX_EN signal is looped back to the COL signal within a minimum latency. See also IEEE 802.3 22.2.4.1.9. 0 _B DISABLE Normal operational mode 1 _B ENABLE Activates the collision test
SSM	6	RW	Forced Speed Selection MSB This bit only takes effect when the auto-negotiation process is disabled, that is, bit ANEN is set to zero. This is the most significant bit (MSB) of the forced speed selection. In conjunction with the lower bit, (LSB), the following encoding is valid: MSB LSB: 0 0 = 10 Mbit/s 0 1 = 100 Mbit/s 1 0 = 1000 Mbit/s 1 1 = Reserved, defaults to 2500 Mb/s if the PMA_CTRL (1.0.5:2 = [0 1 1 0]) The preferred way to force the 2500 Mb/s (when ANEG is disabled) is to program PMA_CTRL with 1.0.6 = 1.0.13 = 1 and 1.0.5:2 = [0 1 1 0] GPY mirrors 1.06, 1.0.13 and 0.0.6 , 0.0.13
RES	5:0	RO	Reserved Write as zero, ignore on read.

Status Register (Register 0.1)

This register contains status and capability information about the device. Note that all bits are read-only. A write access by the MAC does not have any effect. See also IEEE 802.3 22.2.4.2.

IEEE Standard Register=0.1

STD_STAT

Reset Value

Status Register (Register 0.1)

7949_H

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CBT4	CBTX F	CBTX H	XBTF	XBTH	CBT2F	CBT2 H	EXT	RES	MFPS	ANOK	RF	ANAB	LS	JD	XCAP
ro	ro	ro	ro	ro	ro	ro	ro	ro	ro	ro	ro	ro	roll	ro	ro

Field	Bits	Type	Description
CBT4	15	RO	IEEE 100BASE-T4 Specifies the 100BASE-T4 ability. 0 _B DISABLED PHY does not support this mode 1 _B ENABLED PHY supports this mode
CBTXF	14	RO	IEEE 100BASE-TX Full-Duplex Specifies the 100BASE-TX full-duplex ability. 0 _B DISABLED PHY does not support this mode 1 _B ENABLED PHY supports this mode
CBTXH	13	RO	IEEE 100BASE-TX Half-Duplex Specifies the 100BASE-TX half-duplex ability. 0 _B DISABLED PHY does not support this mode 1 _B ENABLED PHY supports this mode
XBTF	12	RO	IEEE 10BASE-T Full-Duplex Specifies the 10 BASE-T full-duplex ability. 0 _B DISABLED PHY does not support this mode 1 _B ENABLED PHY supports this mode
XBTH	11	RO	IEEE 10BASE-T Half-Duplex Specifies the 10BASE-T half-duplex ability. 0 _B DISABLED PHY does not support this mode 1 _B ENABLED PHY supports this mode
CBT2F	10	RO	IEEE 100BASE-T2 Full-Duplex Specifies the 100BASE-T2 full-duplex ability. 0 _B DISABLED PHY does not support this mode 1 _B ENABLED PHY supports this mode
CBT2H	9	RO	IEEE 100BASE-T2 Half-Duplex Specifies the 100BASE-T2 half-duplex ability. 0 _B DISABLED PHY does not support this mode 1 _B ENABLED PHY supports this mode

Field	Bits	Type	Description (cont'd)
EXT	8	RO	Extended Status The extended status registers are used to specify 1000 Mbit/s speed capabilities in the register XSTAT. See also IEEE 802.3 Clause 22.2.4.2.16. 0 _B DISABLED No extended status information available in register 15 1 _B ENABLED Extended status information available in register 15
RES	7	RO	Reserved Ignore when read.
MFPS	6	RO	Management Preamble Suppression Specifies the MF preamble suppression ability. See also IEEE 802.3 22.2.4.2.9. 0 _B DISABLED PHY requires management frames with preamble 1 _B ENABLED PHY accepts management frames without preamble
ANOK	5	RO	Auto-Negotiation Completed Indicates whether the auto-negotiation process is completed or in progress. See also IEEE 802.3 22.2.4.2.10. 0 _B RUNNING Auto-negotiation process is in progress 1 _B COMPLETED Auto-negotiation process is completed
RF	4	ROLH	Remote Fault Indicates the detection of a remote fault event. See also IEEE 802.3 22.2.4.2.11. 0 _B INACTIVE No remote fault condition detected 1 _B ACTIVE Remote fault condition detected
ANAB	3	RO	Auto-Negotiation Ability Specifies the auto-negotiation ability. See also IEEE 802.3 22.2.4.2.12. 0 _B DISABLED PHY is not able to perform auto-negotiation 1 _B ENABLED PHY is able to perform auto-negotiation
LS	2	ROLL	Link Status Indicates the link status of the PHY to the link partner. See also IEEE 802.3 22.2.4.2.13. 0 _B INACTIVE The link is down. No communication with link partner possible. 1 _B ACTIVE The link is up. Data communication with link partner is possible.
JD	1	ROLH	Jabber Detect Indicates that a jabber event has been detected. See also IEEE 802.3 22.2.4.2.14. 0 _B NONE No jabber condition detected 1 _B DETECTED Jabber condition detected
XCAP	0	RO	Extended Capability Indicates the availability and support of extended capability registers. See also IEEE 802.3 22.2.4.2.15. 0 _B DISABLED Only base registers are supported 1 _B ENABLED Extended capability registers are supported

PHY Identifier 1 (Register 0.2)


This code specifies the Organizationally Unique Identifier (OUI), and the vendor's model and revision number.
IEEE Standard Register=0.2

STD_PHYID1

PHY Identifier 1 (Register 0.2)

Reset Value

C133_H



Field	Bits	Type	Description
OUI	15:0	RO	Organizationally Unique Identifier Bits 3:18

PHY Identifier 2 (Register 0.3)


IEEE Standard Register=0.3

STD_PHYID2

PHY Identifier 2 (Register 0.3)

Reset Value

5400_H



Field	Bits	Type	Description
OUI	15:10	RO	Organizationally Unique Identifier Bits 19:24
LDN	9:4	RO	Device Number Specifies the device number ¹⁾ to distinguish between several products.
LDRN	3:0	RO	Device Number Specifies the device revision number ¹⁾ to distinguish between several versions of this device.

1) For the device specific reset value, refer to Product Naming table in the [Package Outline](#) chapter.

Auto-Negotiation Advertisement (Register 0.4)

This register contains the advertised abilities of the PHY during auto-negotiation.

IEEE Standard Register=0.4

STD_AN_ADV

Reset Value

Auto-Negotiation Advertisement (Register 0.4)

91E1_H

15	14	13	12	11						5	4					0
NP	RES	RF	XNP							TAF					SF	
rw	ro	rw	rw							rw					rw	

Field	Bits	Type	Description
NP	15	RW	Next Page Next page indication is encoded in bit AN_ADV.NP regardless of the selector field value or link code word encoding. The PHY always advertises NP if a 1000BASE-T mode is advertised during auto-negotiation. See also IEEE 802.3 28.2.1.2.6. 0 _B INACTIVE No next page(s) will follow 1 _B ACTIVE Additional next page(s) will follow
RES	14	RO	Reserved Write as zero, ignore on read.
RF	13	RW	Remote Fault The remote fault bit allows indication of a fault to the link partner. See also IEEE 802.3 28.2.1.2.4. 0 _B NONE No remote fault is indicated 1 _B FAULT A remote fault is indicated
XNP	12	RW	Extended Next Page Indicates that GPY supports transmission of Extended Next Pages (XNP). 0 _B UNABLE GPY is XNP unable 1 _B ABLE GPY is XNP able
TAF	11:5	RW	Technology Ability Field The technology ability field is an 7-bit wide field containing information indicating supported technologies. GPY supports 10BASE-T (Half and Full Duplex), 100BASE-TX (Half and Full Duplex) and both symmetric and asymmetric PAUSE. 40 _H PS_ASYM Advertise asymmetric pause 20 _H PS_SYM Advertise symmetric pause 10 _H DBT4 Advertise 100BASE-T4 08 _H DBT_FDX Advertise 100BASE-TX full duplex 04 _H DBT_HDX Advertise 100BASE-TX half duplex 02 _H XBT_FDX Advertise 10BASE-T full duplex 01 _H XBT_HDX Advertise 10BASE-T half duplex

Field	Bits	Type	Description (cont'd)
SF	4:0	RW	Selector Field The selector field is a 5-bit wide field for encoding 32 possible messages. Selector field encoding definitions are shown in IEEE 802.3 Annex 28A. Combinations not specified are reserved for future use. Reserved combinations of the selector field are not to be transmitted. See also IEEE 802.3 28.2.1.2.1. 00001 _B IEEE802DOT3 Select the IEEE 802.3 technology

Auto-Negotiation Link Partner Ability (Register 0.5)

IEEE Standard Register=0.5

When the auto-negotiation is complete, this register contains the advertised ability of the link partner. The bit definitions are a direct representation of the received link code word.

STD_AN_LPA

Reset Value

Auto-Negotiation Link Partner Ability (Register 0.5)

0000_H

15	14	13	12	11						5	4					0
NP	ACK	RF	XNP							TAF						SF
ro	ro	ro	rw							rw						ro

Field	Bits	Type	Description
NP	15	RO	Next Page Next page request indication from the link partner. See also IEEE 802.3 28.2.1.2.6. 0 _B INACTIVE No next page(s) will follow 1 _B ACTIVE Additional next pages will follow
ACK	14	RO	Acknowledge Acknowledgement indication from the link partner's link code word. See also IEEE 802.3 28.2.1.2.5. 0 _B INACTIVE The device did not successfully receive its link partner's link code word 1 _B ACTIVE The device has successfully received its link partner's link code word
RF	13	RO	Remote Fault Remote fault indication from the link partner. See also IEEE 802.3 28.2.1.2.4. 0 _B NONE Remote fault is not indicated by the link partner 1 _B FAULT Remote fault is indicated by the link partner
XNP	12	RW	Extended Next Page Indicates that GPY supports transmission of Extended Next Pages (XNP). 0 _B UNABLE Link partner is XNP unable 1 _B ABLE Link partner is XNP able

Field	Bits	Type	Description (cont'd)
TOGG	11	RO	Toggle This bit always takes the opposite value of the Toggle bit in the previously exchanged link code word. See also IEEE 802.3-2008 28.2.3.4. 0 _B ZERO Previous value of the transmitted link code word was ONE 1 _B ONE Previous value of the transmitted link code word was ZERO
MCF	10:0	RW	Message or Unformatted Code Field When Message Page bit is set to 1 (0.7.13), this field is the Message Code Field of a message page used in Next Page exchange. The message codes are described in IEEE 802.3 Appendix 28C. It is used to indicate the type of message in UCF1 and UCF2. 0x0 = Reserved 0x1 = Null message 0x2 = One Unformatted Page (UP) with TAF follows 0x3 = Two UPs with TAF follows 0x4 = Remote fault details message 0x5 = OUI message 0x6 = PHY ID message 0x7 = 100BASE-T2 message 0x8 = 1000BASE-T message 0x9 = MULTIGBASE-T message 0xA = IEEE technology capability follows in next UP 0xB = OUI XNP

Auto-Negotiation Link Partner Received Next Page Register (Register 0.8)

The auto-negotiation link partner received next page register contains the next page link code word received from the link partner. See also IEEE 802.3 28.2.4.1.7.

IEEE Standard Register=0.8

STD_AN_NPRX

Reset Value

Auto-Negotiation Link Partner Received Next Page Register (Register 0.8)

0000_H

15	14	13	12	11	10														0
NP	ACK	MP	ACK2	TOGG														MCF	
ro	ro	ro	ro	ro														rw	

Field	Bits	Type	Description
NP	15	RO	Next Page See IEEE 802.3 28.2.3.4. 0 _B INACTIVE No next pages to follow 1 _B ACTIVE Additional next page(s) will follow

Field	Bits	Type	Description (cont'd)
ACK	14	RO	Acknowledge See also IEEE 802.3 28.2.3.4. 0 _B INACTIVE The device did not successfully receive its link partner's link code word 1 _B ACTIVE The device has successfully received its link partner's link code word
MP	13	RO	Message Page Indicates that the content of MCF is either an unformatted page or a formatted message. See also IEEE 802.3 28.2.3.4. 0 _B UNFOR Unformatted page 1 _B MESSG Message page
ACK2	12	RO	Acknowledge 2 See also IEEE 802.3 28.2.3.4. 0 _B INACTIVE Device cannot comply with message 1 _B ACTIVE Device will comply with message
TOGG	11	RO	Toggle This bit always takes the opposite value of the Toggle bit in the previously exchanged link code word. See also IEEE 802.3 28.2.3.4. 0 _B ZERO Previous value of the transmitted link code word was equal to ONE 1 _B ONE Previous value of the transmitted link code word was equal to ZERO
MCF	10:0	RW	Message or Unformatted Code Field This field is the Message Code Field of a message page used in Next Page exchange. The message codes are described in IEEE 802.3 Appendix 28C. It is used to indicate the type of message in UCF1 and UCF2. 0x0 = Reserved 0x1 = Null message 0x2 = One Unformatted Page (UP) with TAF follows 0x3 = Two UPs with TAF follows 0x4 = Remote fault details message 0x5 = OUI message 0x6 = PHY ID message 0x7 = 100BASE-T2 message 0x8 = 1000BASE-T message 0x9 = MULTIGBASE-T message 0xA = EEE technology capability follows in next UP 0xB = OUI XNP

Gigabit Control Register (Register 0.9)

This is the control register used to configure the Gigabit Ethernet behavior of the PHY. See also IEEE 802.3 40.5.1.1.

IEEE Standard Register=0.9

STD_GCTRL

Reset Value

Gigabit Control Register (Register 0.9)

0200_H

15	13	12	11	10	9	8	7									0
TM		MSEN	MS	MSPT	MBTF D	MBTH D	RES									
rw		rw	rw	rw	rw	rw	ro									

Field	Bits	Type	Description
TM	15:13	RW	Transmitter Test Mode This register field allows enabling of the standard transmitter test modes. See also IEEE 802.3 Table 40-7. 000 _B NOP Normal operation 001 _B WAV Test mode 1 transmit waveform test 010 _B JITM Test mode 2 transmit jitter test in MASTER mode 011 _B JITS Test mode 3 transmit jitter test in SLAVE mode 100 _B DIST Test mode 4 transmitter distortion test
MSEN	12	RW	Master/Slave Manual Configuration Enable See also IEEE 802.3 40.5.1.1. 0 _B DISABLED Disable master/slave manual configuration value 1 _B ENABLED Enable master/slave manual configuration value
MS	11	RW	Master/Slave Config Value Allows forcing of master or slave mode manually when AN_GCTRL.MSEN is set to logical one. See also IEEE 802.3 40.5.1.1. 0 _B SLAVE Configure PHY as SLAVE during master/slave negotiation 1 _B MASTER Configure PHY as MASTER during master/slave negotiation
MSPT	10	RW	Master/Slave Port Type Defines whether the PHY advertises itself as a multi- or single-port device, which in turn impacts the master/slave resolution function. See also IEEE 802.3 40.5.1.1. 0 _B SPD Single-port device 1 _B MPD Multi-port device
MBTFD	9	RW	1000BASE-T Full-Duplex Advertises the 1000BASE-T full-duplex capability; always forced to 1 in converter mode. See also IEEE 802.3 40.5.1.1. 0 _B DISABLED Advertise PHY as not 1000BASE-T full-duplex capable 1 _B ENABLED Advertise PHY as 1000BASE-T full-duplex capable

Field	Bits	Type	Description (cont'd)
MBTHD	8	RW	1000BASE-T Half-Duplex Always advertises the 1000BASE-T half-duplex capability as disabled; GPY do not support 1000BASE-T Half-Duplex capability 0 _B DISABLED Advertise PHY as not 1000BASE-T half-duplex capable 1 _B ENABLED Advertise PHY as 1000BASE-T half-duplex capable
RES	7:0	RO	Reserved Write as zero, ignore on read.

Gigabit Status Register (Register 0.10)

This is the status register used to reflect the Gigabit Ethernet status of the PHY. See also IEEE 802.3 40.5.1.1. IEEE Standard Register=0.10

STD_GSTAT

Reset Value

Gigabit Status Register (Register 0.10)

0000_H

15	14	13	12	11	10	9	8	7									0
MSFA ULT	MSRE S	LRXS TAT	RRXS TAT	MBTF D	MBTH D	RES		IEC									
rwsc	ro	ro	ro	ro	ro	ro		rwsc									

Field	Bits	Type	Description
MSFAULT	15	RWSC	Master/Slave Manual Configuration Fault This bit will is set if the number of failed MASTER-SLAVE resolutions reaches 7 It is cleared upon each read of GSTAT. This bit self clears on auto-negotiation enable or auto-negotiation complete. 0 _B OK Master/slave manual configuration resolved successfully 1 _B NOK Master/slave manual configuration resolved with a fault
MSRES	14	RO	Master/Slave Configuration Resolution 0 _B SLAVE Local PHY configuration resolved to SLAVE 1 _B MASTER Local PHY configuration resolved to MASTER
LRXSTAT	13	RO	Local Receiver Status Indicates the status of the local receiver. See also IEEE 802.3 40.5.1.1 register 10 in Table 40-3. 0 _B NOK Local receiver not OK 1 _B OK Local receiver OK
RRXSTAT	12	RO	Remote Receiver Status Indicates the status of the remote receiver. See also IEEE 802.3 40.5.1.1 register 10 in Table 40-3. 0 _B NOK Remote receiver not OK 1 _B OK Remote receiver OK

Field	Bits	Type	Description (cont'd)
MBTFD	11	RO	Link Partner Capable of Operating 1000BASE-T Full-Duplex See also IEEE 802.3 40.5.1.1 register 10 in Table 40-3. 0 _B DISABLED Link partner is not capable of operating 1000BASE-T full-duplex 1 _B ENABLED Link partner is capable of operating 1000BASE-T full-duplex
MBTHD	10	RO	Link Partner Capable of Operating 1000BASE-T Half-Duplex See also IEEE 802.3 40.5.1.1 register 10 in Table 40-3. 0 _B DISABLED Link partner is not capable of operating 1000BASE-T half-duplex 1 _B ENABLED Link partner is capable of operating 1000BASE-T half-duplex
RES	9:8	RO	Reserved Write as zero, ignore on read.
IEC	7:0	RWSC	Idle Error Count Indicates the idle error count. This field contains a cumulative count of the errors detected when the receiver is receiving idles .

MMD Access Control Register (Register 0.13)

The MMD access control register is used in conjunction with the MMDDATA register to access the MMD register space. This uses address directing as specified in IEEE 802.3 Clause 22 Extended.

IEEE Standard Register=0.13

STD_MMDCTRL

Reset Value

MMD Access Control Register (Register 0.13)

0000_H

15	14	13		8	7		5	4		0
ACTYPE		RESH				RESL		DEVAD		
rw		ro				ro		rw		

Field	Bits	Type	Description
ACTYPE	15:14	RW	Access Type Function If the access of register MMDDATA is an address access (ACTYPE=0) then it is directed to the address register within the MMD associated with the value in the DEVAD field. Otherwise, both the DEVAD field and the MMD's address register direct the register MMDDATA data accesses to the appropriate registers within that MMD. 00 _B ADDRESS Accesses to register MMDDATA access the MMD individual address register 01 _B DATA Accesses to register MMDDATA access the register within the MMD selected 10 _B DATA_PI Accesses to register MMDDATA access the register within the MMD selected 11 _B DATA_PIWR Accesses to register MMDDATA access the register within the MMD selected

Field	Bits	Type	Description (cont'd)
RESH	13:8	RO	Reserved Write as zero, ignored on read.
RESL	7:5	RO	Reserved Write as zero, ignored on read.
DEVAD	4:0	RW	Device Address The DEVAD field directs any accesses of register MMDDATA to the appropriate MMD as described in IEEE 802.3 Clause 45.2.

MMD Access Data Register (Register 0.14)

The MMD access data register is used in conjunction with the MMD access control (MMDCTRL) register to access the MMD register space. For more information on MMD access, refer to IEEE 802.3 Clause 22.2.4.3.12, Clause 45.2 and Annex 22D.


IEEE Standard Register=0.14

STD_MMDDATA

MMD Access Data Register (Register 0.14)

Reset Value

0000_H



Field	Bits	Type	Description
ADDR_DATA	15:0	RW	Address or Data Register This register accesses either a specific MMD address register or the data content of the MMD register to which this address register points. Which of the functions is currently valid is defined by the MMDCTRL register.

Extended Status Register (Register 0.15)

This register contains extended status and capability information about the PHY. Note that all bits are read-only. A write access does not have any effect.


IEEE Standard Register=0.15

STD_XSTAT

Extended Status Register (Register 0.15)

Reset Value

2000_H



Field	Bits	Type	Description
MBXF	15	RO	1000BASE-X Full-Duplex Capability Specifies whether the PHY is capable of operating 1000BASE-X full-duplex. 0 _B DISABLED PHY does not support this mode 1 _B ENABLED PHY supports this mode
MBXH	14	RO	1000BASE-X Half-Duplex Capability Specifies whether the PHY is capable of operating 1000BASE-X half-duplex. 0 _B DISABLED PHY does not support this mode 1 _B ENABLED PHY supports this mode
MBTF	13	RO	1000BASE-T Full-Duplex Capability Specifies whether the PHY is capable of operating 1000BASE-T full-duplex. 0 _B DISABLED PHY does not support this mode 1 _B ENABLED PHY supports this mode
MBTH	12	RO	1000BASE-T Half-Duplex Capability GPY do not support 1000BASE-T Half-Duplex capability. 0 _B DISABLED PHY does not support this mode 1 _B ENABLED PHY supports this mode
RESH	11:8	RO	Reserved Ignore when read.
RESL	7:0	RO	Reserved Ignore when read.

5.2 GPY-specific Management Registers

This section describes the GPY specific management registers in device 0.

Table 18 Registers Overview

Register Short Name	Register Long Name	Reset Value
PHY_STAT1	Physical Layer Status 1 (Register 0.17)	0000 _H
PHY_CTL1	Physical Layer Control 1 (Register 0.19)	0001 _H
PHY_CTL2	Physical Layer Control 2 (Register 0.20)	0006 _H
PHY_ERRCNT	Error Counter (Register 0.21)	0000 _H
PHY_MIISTAT	Media-Independent Interface Status (Register 0.24)	0000 _H
PHY_IMASK	Interrupt Mask Register (Register 0.25)	0000 _H
PHY_ISTAT	Interrupt Status Register (Register 0.26)	0000 _H
PHY_LED	LED Control Register (Register 0.27)	FF00 _H
PHY_FWV	Firmware Version Register (Register 0.30)	8CB6 _H
PHY_TEST	Internal Test Mode ABIST (Register 0.31)	0000 _H

5.2.1 GPY-specific Management Registers

This chapter describes all registers of PHY in detail.

Physical Layer Status 1 (Register 0.17)

This register reports PHY link information, for example link-up, polarity reversals and port mapping. The content of this register is only valid when the link is up.

IEEE Standard Register=0.17

PHY_STAT1	Reset Value
Physical Layer Status 1 (Register 0.17)	0000 _H

15	9	8	7	4	3	2	1	0
RES2				LSAD S	Res		FW_MEM	RES1
ro				rosc	rw		ro	

Field	Bits	Type	Description
RES2	15:9	RO	Reserved Write as zero, ignored on read.
LSADS	8	ROSC	Link Speed Auto-Downspeed Status Monitors the status of the auto-downspeed. 0 _B NORMAL Did not perform any link speed auto-downspeed 1 _B DETECTED Detected an auto-downspeed

Field	Bits	Type	Description (cont'd)
FW_MEM	3:2	RW	Firmware Memory Location Indicate memory target used for firmware execution 00 _B ROM Firmware is executed from ROM 11 _B RAM Firmware is executed from SRAM Others: Reserved.
RES1	1:0	RO	Reserved Write as zero, ignored on read.

Physical Layer Control 1 (Register 0.19)

This register controls the PHY functions.

IEEE Standard Register=0.19

PHY_CTL1

Reset Value

Physical Layer Control 1 (Register 0.19)

0001_H

15	13	12	11	8	7	6	5	4	3	2	1	0
TLOOP		Res	TXADJ		POLD	POLC	POLB	POLA	MDIC D	MDIA B	RES	AMDIX
rw			rw		rw	rw	rw	rw	rw	rw	ro	rw

Field	Bits	Type	Description
TLOOP	15:13	RW	Test Loop Configures predefined test loops. 000 _B OFF Test loops are switched off - normal operation. 001 _B NETL Near-end test loop 010 _B FETL Far-end test loop Others: Reserved.
TXADJ	11:8	RW	Transmit Level Adjustment Transmit-level adjustment is used to fine tune the transmit amplitude of the PHY. The amplitude adjustment is valid for all supported speed modes. The adjustment is performed in digits. One digit represents 3.125 percent of the nominal amplitude. The scaling factor is $gain = 1 + signed(TXADJ) \cdot 2^{-7}$.
POLD	7	RW	Polarity Inversion Control on Port D 0 _B NORMAL Polarity normal 1 _B INVERTED Polarity inversion
POLC	6	RW	Polarity Inversion Control on Port C 0 _B NORMAL Polarity normal 1 _B INVERTED Polarity inversion
POLB	5	RW	Polarity Inversion Control on Port B 0 _B NORMAL Polarity normal 1 _B INVERTED Polarity inversion

Field	Bits	Type	Description (cont'd)
POLA	4	RW	Polarity Inversion Control on Port A 0 _B NORMAL Polarity normal 1 _B INVERTED Polarity inversion
MDICD	3	RW	Mapping of MDI Ports C and D Used when Auto-MDIX is OFF, to force the MDIX cable crossover configuration 0 _B MDI Normal MDI mode 1 _B MDIX Crossover MDI-X mode
MDIAB	2	RW	Mapping of MDI Ports A and B Used when Auto-MDIX is OFF, to force the MDIX cable crossover configuration 0 _B MDI Normal MDI mode 1 _B MDIX Crossover MDI-X mode
RES	1	RO	Reserved
AMDIX	0	RW	PHY Performs Auto-MDI/MDI-X or Uses Manual MDI/MDI-X 0 _B MANUAL PHY uses manual MDI/MDI-X 1 _B AUTO PHY performs Auto-MDI/MDI-X

Physical Layer Control 2 (Register 0.20)

This register controls the PHY functions.

IEEE Standard Register=0.20

PHY_CTL2

Reset Value

Physical Layer Control 2 (Register 0.20)

0006_H

15					10		9	8	7		5		4	3	2	1	0
Res							SDET P	STICK Y		RES1		LP_ST A*	LP	PSCL		ANPD	LPI
							rw	rw		ro		rw	rw	rw	rw	rw	rw

Field	Bits	Type	Description
SDETP	9	RW	Signal Detection Polarity for the 1000BASE-X PHY This field is reserved as 1000BASE-X is not supported on this PHY port.
STICKY	8	RW	Sticky-Bit Handling Setting this bit to 1 ensures that all the vendor specific registers (of type RW) in PHY (device 0), VSPEC1 (device 30) and VSPEC2 (device 31) are not changed during a MDIO reset or software reset of GPY. This allows the STA to keep the configurations chosen before reset. 0 _B OFF Sticky-bit handling is disabled 1 _B ON Sticky-bit handling is enabled
RES1	7:5	RO	Reserved Write as zero, ignored on read.

Field	Bits	Type	Description (cont'd)
LP_STA_BLOCK	4	RW	Low Power Mode entry block by acknowledgment from STA Low Power Mode entry block by acknowledgment from STA When PHY_IMASK.LP = ACTIVE, intent to LP entry is indicated to STA. For the GPY to enter unconditionally without acknowledgment from STA, set PHY_CTL2.LP_STA_BLOCK = OFF. For blocking LP entry till the acknowledgment is received from STA, set PHY_CTL2.LP_STA_BLOCK = ON. This bit has no effect when PHY_IMASK.LP = INACTIVE. 0 _B OFF LP Entry without the role of STA. GPY will enter LP unconditionally without acknowledgment from STA 1 _B ON LP Entry Blocked by STA. GPY will enter LP only after STA reads the LP interrupt status register PHY_ISTAT
LP	3	RW	Low Power Mode Low Power Mode (LP) allows GPY to save energy by disabling most of the digital logic to reduce power consumption to its lowest level. The entry to LP is triggered when the PHY does not sense any energy on the cable and that no Link pulses (NLP, FLP, Beacons) are received. After spending VSPEC1_NBT_DS_CTRL.NRG_RST_CNT without energy in the ABILITY_DETECT state defined by IEEE 802.3 Clause 28, the PHY enters LP. 0 _B OFF LP is Disabled. GPY will not never enter LP. 1 _B ON LP is Enabled. GPY will enter LP is no energy
PSCL	2	RW	Power Consumption Scaling Depending on Link Quality Allows enabling/disabling of the power consumption scaling dependent on the link quality. 0 _B OFF PSCL is disabled 1 _B ON PSCL is enabled
ANPD	1	RW	Auto-Negotiation Power Down Allows enabling/disabling of the power down modes during auto-negotiation looking for a link partner. 0 _B OFF ANPD is disabled 1 _B ON ANPD is enabled
LPI	0	RW	Assert LPI via MDIO Controls Asserts/de-asserts of LPI by MDIO instead of following (X)GMII LPI Used to force the EEE on the TPI (ignoring the LPI indication from MAC) 0 _B DEASSERT LPI is de-asserted TPI 1 _B ASSERT LPI is asserted on TPI

Error Counter (Register 0.21)

This register controls the error counter. It allows the number of errors detected in the PHY to be counted for monitoring purposes.


IEEE Standard Register=0.21

PHY_ERRCNT

Error Counter (Register 0.21)

Reset Value

0000_H



Field	Bits	Type	Description
RES	15:12	RO	Reserved Write as zero, ignored on read.
SEL	11:8	RW	Select Error Event Configures which error type the error counter counts 0000 _B RXERR Receive errors are counted 0001 _B RXACT Receive frames are counted 0010 _B ESDERR ESD errors are counted 0011 _B SSDERR SSD errors are counted 0100 _B TXERR Transmit errors are counted 0101 _B TXACT Transmit frames events get counted 0110 _B COL Collision events get counted 1000 _B NLD Number of Link Down events get counted 1001 _B NDS Number of auto-downspeed events get counted 1010 _B CRC CRC counter 1011 _B TTL Time to Link
COUNT	7:0	ROSC	Counter Value This counter value is updated each time the selected error event has been detected. The counter value is reset every time a read operation on this register is performed or the error event is changed. The counter saturates at value 0xFF.

Media-Independent Interface Status (Register 0.24)

This register contains status information on the Ethernet link, concatenated in a single register to allow concise status read by the STA in a single register.

IEEE Standard Register=0.24

PHY_MIISTAT

Reset Value

Media-Independent Interface Status (Register 0.24)

0000_H

15	11	10	9	8	7	6	5	4	3	2	0
RES2				LS	MSRES	EEE	RES1		PS	DPX	SPEED
ro				roll	ro	ro	ro		ro	ro	ro

Field	Bits	Type	Description
RES2	15:11	RO	Reserved Write as zero, ignored on read.
LS	10	ROLL	Link Status at which GPY Ethernet PHY Operates Indicates the link status of the PHY 0 _B INACTIVE The link is down.No communication with link partner possible. 1 _B ACTIVE The link is up.Data communication with link partner is possible.
MSRES	9	RO	Master/Slave Configuration Master/Slave Configuration 0 _B SLAVE Local PHY configuration is SLAVE after ANEG 1 _B MASTER Local PHY configuration is MASTER after ANEG
EEE	8	RO	Energy-Efficient Ethernet Mode 0 _B OFF EEE is disabled after auto-negotiation resolution 1 _B ON EEE is enabled after auto-negotiation resolution
RES1	7:6	RO	Reserved
PS	5:4	RO	Pause Status for Flow Control 00 _B NONE No PAUSE 01 _B TX Transmit PAUSE 10 _B RX Receive PAUSE 11 _B TXRX Both transmit and receive PAUSE
DPX	3	RO	GPY Ethernet PHY Duplex Mode 0 _B HDX Half duplex 1 _B FDX Full duplex
SPEED	2:0	RO	GPY Ethernet PHY Speed GPY doesn't support 2.5G speed as this is 1G product 000 _B TEN 10 Mbit/s 001 _B FAST 100 Mbit/s 010 _B GIGA 1000 Mbit/s 011 _B ANEG Autonegotiation mode 100 _B BZ2G5 2.5Gbit/s

Interrupt Mask Register (Register 0.25)

This register defines the mask for the Interrupt Status Register (ISTAT) which contains the event source for the MDINT interrupt sent from GPY to an external chip.

The information about the interrupt source is indicated in the ISTAT register.

IEEE Standard Register=0.25

PHY_IMASK

Reset Value

Interrupt Mask Register (Register 0.25)

0000_H

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
WOL	MSRE	NPRX	NPTX	ANE	ANC	Res	Res	LP	TEMP	ADSC	MDIPC	MDIXC	DXMC	LSPC	LSTC
RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW

Field	Bits	Type	Description
WOL	15	RW	Wake-on-LAN Event Mask When active and masked in IMASK, the MDINT is activated upon detection of a valid Wake-on-LAN event. 0 _B INACTIVE Interrupt is masked out 1 _B ACTIVE Interrupt is activated
MSRE	14	RW	Master/Slave Resolution Error Mask When active, MDINT is activated upon detection of a master/slave resolution error during a 1000BASE-T auto-negotiation. 0 _B INACTIVE Interrupt is masked out 1 _B ACTIVE Interrupt is activated
NPRX	13	RW	Next Page Received Mask When active, MDINT is activated upon reception of a next page in STD.AN_NPRX. 0 _B INACTIVE Interrupt is masked out 1 _B ACTIVE Interrupt is activated
NPTX	12	RW	Next Page Transmitted Mask When active, MDINT is activated upon transmission of the currently stored next page in STD.AN_NPTX. 0 _B INACTIVE Interrupt is masked out 1 _B ACTIVE Interrupt is activated
ANE	11	RW	Auto-Negotiation Error Mask When active, MDINT is activated upon detection of an auto-negotiation error. 0 _B INACTIVE Interrupt is masked out 1 _B ACTIVE Interrupt is activated
ANC	10	RW	Auto-Negotiation Complete Mask When active, MDINT is activated upon completion of the auto-negotiation process. 0 _B INACTIVE Interrupt is masked out 1 _B ACTIVE Interrupt is activated

Field	Bits	Type	Description (cont'd)
LP	7	RW	LP Entry Indication Mask 0 _B INACTIVE Interrupt is masked out. STA does not need to be informed of the event 1 _B ACTIVE Interrupt is activated. STA receives MDINT when PHY is about to enter LP. Then the condition to LP Entry to is based on PHY_CTL2.LP_STA_BLOCK.
TEMP	6	RW	TEMP 0 _B INACTIVE Interrupt is masked out. STA does not require to be informed of the event 1 _B ACTIVE Interrupt is activated. Interrupt is raised when temperature goes beyond Normal Operating Range
ADSC	5	RW	Link Speed Auto-Downspeed Detect Mask When active, MDINT is activated upon detection of a link speed auto-downspeed event. 0 _B INACTIVE Interrupt is masked out 1 _B ACTIVE Interrupt is activated
MDIPC	4	RW	MDI Polarity Change Detect Mask When active, MDINT is activated upon detection of an MDI polarity change event. 0 _B INACTIVE Interrupt is masked out 1 _B ACTIVE Interrupt is activated
MDIXC	3	RW	MDIX Change Detect Mask When active, MDINT is activated upon detection of an MDI/MDIX cross-over change event. 0 _B INACTIVE Interrupt is masked out 1 _B ACTIVE Interrupt is activated
DXMC	2	RW	Duplex Mode Change Mask When active, MDINT is activated upon detection of full- or half-duplex change. 0 _B INACTIVE Interrupt is masked out 1 _B ACTIVE Interrupt is activated
LSPC	1	RW	Link Speed Change Mask When active, MDINT is activated upon detection of link speed change. 0 _B INACTIVE Interrupt is masked out 1 _B ACTIVE Interrupt is activated
LSTC	0	RW	Link State Change Mask When active, MDINT is activated upon detection of link status change. 0 _B INACTIVE Interrupt is masked out 1 _B ACTIVE Interrupt is activated

Interrupt Status Register (Register 0.26)

This register defines the event source for the MDINT interrupt sent from GPY to an external chip.

PHY_ISTAT is a cleared on read by the STA.

IEEE Standard Register=0.26

PHY_ISTAT

Interrupt Status Register (Register 0.26)

Reset Value

0000_H

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
WOL	MSRE	NPRX	NPTX	ANE	ANC	Res	Res	LP	TEMP	ADSC	MDIPC	MDIXC	DXMC	LSPC	LSTC
rosc	rosc	rosc	rosc	rosc	rosc	rosc	rosc	rosc	rosc	rosc	rosc	rosc	rosc	rosc	rosc

Field	Bits	Type	Description
WOL	15	ROSC	Wake-on-LAN Interrupt Status When bit is set, the MDINT is activated upon detection of a valid Wake-on-LAN event. 0 _B INACTIVE This event is not the interrupt source 1 _B ACTIVE WoL event is the source of the interrupt
MSRE	14	ROSC	Master/Slave Resolution Error Interrupt Status When bit is set, the MDINT is activated upon detection of a master/slave resolution error during a 1000BASE-T auto-negotiation. 0 _B INACTIVE This event is not the interrupt source 1 _B ACTIVE MSRE event is the source of the interrupt
NPRX	13	ROSC	Next Page Received Interrupt Status When bit is set, the MDINT is activated upon reception of a next page in STD.AN_NPRX. 0 _B INACTIVE This event is not the interrupt source 1 _B ACTIVE NPRX event is the source of the interrupt
NPTX	12	ROSC	Next Page Transmitted Interrupt Status When bit is set, the MDINT is activated upon transmission of the currently stored next page in STD.AN_NPTX. 0 _B INACTIVE This event is not the interrupt source 1 _B ACTIVE NPTX event is the source of the interrupt
ANE	11	ROSC	Auto-Negotiation Error Interrupt Status When bit is set, the MDINT is activated upon detection of an auto-negotiation error. 0 _B INACTIVE This event is not the interrupt source 1 _B ACTIVE ANEG error event is the source of the interrupt
ANC	10	ROSC	Auto-Negotiation Complete Interrupt Status When bit is set, the MDINT is activated upon completion of the auto-negotiation process. 0 _B INACTIVE This event is not the interrupt source 1 _B ACTIVE ANEG complete event is the source of the interrupt

Field	Bits	Type	Description (cont'd)
LP	7	ROSC	LP Entry Indication 0 _B INACTIVE No indication of LP entry 1 _B ACTIVE Indication of LP Entry. Entry to LP is delayed until the STA has read PHY_ISTAT or not is based on PHY_CTL2.LP_STA_BLOCK.
TEMP	6	ROSC	TEMP Indicate a Thermal Mitigation action must be taken when the temperature goes beyond Operating Range. It is recommended that the SoC initiates a link-down and change speed capability to reduce go back to normal thermal Range. When the temperature reaches the Maximum Absolute Ratings, the GPY resets for safety purpose. Thermal mitigation must ensure that the temperature maximum absolute ratings are never reached. 0 _B INACTIVE This event is not the interrupt source 1 _B ACTIVE TEMP Change event is the source of the interrupt
ADSC	5	ROSC	Link Speed Auto-Downspeed Detect Interrupt Status When bit is set, the MDINT is activated upon detection of a link speed auto-downspeed event. 0 _B INACTIVE This event is not the interrupt source 1 _B ACTIVE ADSC Change event is the source of the interrupt
MDIPC	4	ROSC	MDI Polarity Change Detect Interrupt Status When bit is set, the MDINT is activated upon detection of an MDI polarity change event. 0 _B INACTIVE This event is not the interrupt source 1 _B ACTIVE MDIPC Change event is the source of the interrupt
MDIXC	3	ROSC	MDIX Change Detect Interrupt Status When bit is set, the MDINT is activated upon detection of an MDI/MDIX cross-over change event. 0 _B INACTIVE This event is not the interrupt source 1 _B ACTIVE MDIX Change event is the source of the interrupt
DXMC	2	ROSC	Duplex Mode Change Interrupt Status When bit is set, the MDINT is activated upon detection of a full or half-duplex change. 0 _B INACTIVE This event is not the interrupt source 1 _B ACTIVE Duplex Mode Change event is the source of the interrupt
LSPC	1	ROSC	Link Speed Change Interrupt Status When bit is set, the MDINT is activated upon detection of link speed change. 0 _B INACTIVE This event is not the interrupt source 1 _B ACTIVE Link Speed Change event is the source of the interrupt
LSTC	0	ROSC	Link State Change Interrupt Status When bit is set, the MDINT is activated upon detection of link status change. 0 _B INACTIVE This event is not the interrupt source 1 _B ACTIVE Link State Change event is the source of the interrupt

LED Control Register (Register 0.27)

This register contains control bits for direct access to the LEDs by setting the on/off LEDxA bits (with x from 0 to 4). To directly control the LED, the integrated LED functions must be disabled by the LEDxEN bit in this register. The integrated LED functions are specified in the more sophisticated LED control registers in MMD device VSPEC1.

IEEE Standard Register=0.27

PHY_LED

Reset Value

LED Control Register (Register 0.27)

FF00_H

15	12	11	10	9	8	7	4	3	2	1	0	
RES			RES	LED2EN	LED1EN	LED0EN	RES1		RES	LED2DA	LED1DA	LED0DA
rw			rw	rw	rw	rw	ro		rw	rw	rw	rw

Field	Bits	Type	Description
LED2EN	10	RW	Enable Integrated Function of LED2 Write a 0 to this bit to disable the pre-configured integrated function for this LED. The LED remains off unless directly accessed via LED2DA. 0 _B DISABLE Disables the integrated LED function 1 _B ENABLE Enables the integrated LED function
LED1EN	9	RW	Enable Integrated Function of LED1 Write a 0 to this bit to disable the pre-configured integrated function for this LED. The LED remains off unless directly accessed via LED1DA. 0 _B DISABLE Disables the integrated LED function 1 _B ENABLE Enables the integrated LED function
LED0EN	8	RW	Enable Integrated Function of LED0 Write a 0 to this bit to disable the pre-configured integrated function for this LED. The LED remains off unless directly accessed via LED0DA. 0 _B DISABLE Disables the integrated LED function 1 _B ENABLE Enables the integrated LED function
RES1	7:4	RO	Reserved Write as zero, ignored on read.
LED2DA	2	RW	Direct Access to LED2 Write a 1 to this bit to illuminate the LED. Note that LED2EN must be set to zero. 0 _B OFF Switch off the LED 1 _B ON Switch on the LED
LED1DA	1	RW	Direct Access to LED1 Write a 1 to this bit to illuminate the LED. Note that LED1EN must be set to zero. 0 _B OFF Switch off the LED 1 _B ON Switch on the LED

Field	Bits	Type	Description (cont'd)
LED0DA	0	RW	Direct Access to LED0 Write a 1 to this bit to illuminate the LED. Note that LED0EN must be set to zero. 0 _B OFF Switch off the LED 1 _B ON Switch on the LED

Firmware Version Register (Register 0.30)

This register contains the version of the PHY firmware. The version number is initialized at boot time by the firmware with its current software version. This register is read-only by the external STA.

IEEE Standard Register=0.30

PHY_FWV

Firmware Version Register (Register 0.30)

Reset Value
8CB6_H

15	14			8	7					0
REL				MAJOR					MINOR	
ro				ro					ro	

Field	Bits	Type	Description
REL	15	RO	Release Indication This parameter indicates either a test or a release version. 0 _B TEST Indicates a test version 1 _B RELEASE Indicates a released version
MAJOR	14:8	RO	Major Version Number Specifies the main version release number of the firmware.
MINOR	7:0	RO	Minor Version Number Specifies the sub-version release number of the firmware.

Internal Test Mode ABIST (Register 0.31)

This is the control register used to configure the Gigabit Ethernet behavior of the PHY. See also IEEE 802.3 40.5.1.1.

IEEE Standard Register=0.31

PHY_TEST

Internal Test Mode ABIST (Register 0.31)

Reset Value
0000_H

15	13	12		8	7	6	5	4	3	0
TM			RES		ABUA RT	ABRE T	ABSEL		ABOPT	
rw			rw		rw	rw	rw		rw	

Field	Bits	Type	Description
TM	15:13	RW	Proprietary Test Mode ABIST Enter the test mode. Any value different from 7 has no effect. 111 _B ABIST GPY specific Analog build in self-test Others: Reserved.
RES	12:8	RW	Reserved
ABUART	7	RW	ABIST UART output for debug If set to 1, enable detail report on the debug UART output. This is used to debug the feature and not in production mode, because in that case the 2 LED signals are not used to indicate completion or pass fail. An alternative to UART is to read the STB via MDIO commands. 0 _B NORMAL ABIST normal output 1 _B UART ABIST output to UART
ABRET	6	RW	ABIST ReTrig If set to 1, enable restart of the selected ABIST test. This is used to debug the feature and not in production mode 0 _B NORMAL Normal Mode 1 _B RETRIG Restart the current ABIST Test
ABSEL	5:4	RW	ABIST sub-mode selection 00 _B , ABIST Analog Tests 01 _B , ABIST DC tests 10 _B , reserved 11 _B , reserved 00 _B ANALOG ABIST Analog Tests 01 _B DC ABIST DC Tests
ABOPT	3:0	RW	ABIST Option for DC test In ABIST DC test 0000, ABIST DC test for 10BT mode LD, max positive differential level 0001, ABIST DC test for 1000BT mode LD, max positive differential level 0010, ABIST DC test for 10BT mode LD, 0 differential level 0011, ABIST DC test for 1000BT mode LD, 0 differential level 0100, ABIST DC test for 10BT mode LD, max negative differential level 0101, ABIST DC test for 1000BT mode LD, max negative differential level 0110, ABIST DC test for 2500BT mode LD, max positive differential level 0111, ABIST DC test for 2500BT mode LD, 0 differential level 1000, ABIST DC test for 2500BT mode LD, max negative differential level

6 MMD Registers Detailed Description

Table 19 Register Access Type

Mode	Symbol
Status Register, (Status, or Ability Register)	RO
Read-Write Register, (e.g. MDIO Register)	RW
Read-Write, Self-Clearing Register (bit is cleared after read from MDIO)	RWSC
Read-Only, Self-Clearing Register (bit is cleared after read from MDIO)	ROSC

Attention: As MxL86112C is a 1G speed product, the maximum speed capability available in the registers is 1G. Any speed request higher than 1G (2.5G, 5G, 10G) defaults to 1G.

6.1 Standard PMAPMD Registers for MMD=0x01

Table 20 Registers Overview

Register Short Name	Register Long Name	Reset Value
PMA_CTRL1	PMA/PMD Control 1 (Register 1.0)	2058 _H
PMA_STAT1	PMA/PMD status 1 (Register 1.1)	0000 _H
PMA_DEVID1	PHY Identifier 1 (Register 1.2)	C133 _H
PMA_DEVID2	PHY Identifier 2 (Register 1.3)	5400 _H ¹⁾
PMA_SPEED_ABILITY	PMA/PMD speed ability (Register 1.4)	0070 _H
PMA_DIP1	Devices in package 1 (Register 1.5)	008B _H
PMA_DIP2	Devices in package 2 (Register 1.6)	C000 _H
PMA_CTL2	PMA/PMD control 2 (Register 1.7)	0030 _H
PMA_STAT2	PMA/PMD status 2 (Register 1.8)	8200 _H
PMA_EXT_ABILITY	PMA/PMD Extended Ability (Register 1.11)	01A0 _H
PMA_PACKID1	AN package identifier (Register 1.14)	C133 _H
PMA_PACKID2	AN package identifier (Register 1.15)	5400 _H ¹⁾
PMA_MGBT_EXTAB	PMAPMD Extended Ability (Register 1.21)	0000 _H
PMA_MGBT_POLARITY	MULTIGBASE-T pair swap and polarity (Register 1.130)	0003 _H
PMA_MGBT_TX_PBO	MULTIGBASE-T TX power backoff and PHY short reach setting (Register 1.131)	0000 _H
PMA_MGBT_TEST_MODE	MULTIGBASE-T test mode (Register 1.132)	0000 _H
PMA_MGBT_SNR_OPMARGIN_A	MULTIGBASE-T SNR Margin Channel A (Register 1.133)	0000 _H
PMA_MGBT_SNR_OPMARGIN_B	MULTIGBASE-T SNR Margin Channel B (Register 1.134)	0000 _H
PMA_MGBT_SNR_OPMARGIN_C	MULTIGBASE-T SNR Margin Channel C (Register 1.135)	0000 _H
PMA_MGBT_SNR_OPMARGIN_D	MULTIGBASE-T SNR Margin Channel D (Register 1.136)	0000 _H
PMA_MGBT_MINMARGIN_A	MULTIGBASE-T SNR Min Margin Channel A (Register 1.137)	0000 _H
PMA_MGBT_MINMARGIN_B	MULTIGBASE-T SNR Min Margin Channel B (Register 1.138)	0000 _H
PMA_MGBT_MINMARGIN_C	MULTIGBASE-T SNR Min Margin Chan C (Register 1.139)	0000 _H
PMA_MGBT_MINMARGIN_D	MULTIGBASE-T SNR Min Margin Chan D (Register 1.140)	0000 _H
PMA_MGBT_POWER_A	MULTIGBASE-T Rx Power Channel A (Register 1.141)	0000 _H
PMA_MGBT_POWER_B	MULTIGBASE-T Rx Power Channel B (Register 1.142)	0000 _H
PMA_MGBT_POWER_C	MULTIGBASE-T Rx Power Chan C (Register 1.143)	0000 _H
PMA_MGBT_POWER_D	MULTIGBASE-T Rx Power Chan D (Register 1.144)	0000 _H

Table 20 Registers Overview (cont'd)

Register Short Name	Register Long Name	Reset Value
PMA_MGBT_SKEW_DELAY_0	MULTIGBASE-T skew delay 0 (Register 1.145)	0000 _H
PMA_MGBT_SKEW_DELAY_1	MULTIGBASE-T skew delay 1 (Register 1.146)	0000 _H
PMA_MGBT_FAST_RETRAIN_STA_CTRL	MULTIGBASE-T skew delay 2 (Register 1.147)	0000 _H
PMA_TIMESYNC_CAP	PMA TimeSync Capability Indication (Register 1.1800)	0000 _H

1) For the device specific reset value, refer to Product Naming table in the [Package Outline](#) chapter.

6.1.1 Standard PMAPMD Registers for MMD=0x01

This chapter describes all registers of PMAPMD in detail.

PMA/PMD Control 1 (Register 1.0)

IEEE Standard Register=1.0

PMA_CTRL1

PMA/PMD Control 1 (Register 1.0)

Reset Value

2058_H

15	14	13	12	11	10		7	6	5		2	1	0
RST	Res	SSL	Res	LOW_POWER*		Res		SSM		SPEED_SEL		NS1	NS2
rw		rw		rw				rw		rw		ro	ro

Field	Bits	Type	Description
RST	15	RW	Reset 1 = PMA/PMD reset 0 = Normal operation
SSL	13	RW	Speed Selection (LSB) Used in conjunction with field SPEED_SEL_MSB MSB LSB: 1 1 = bits 5:2 are used to select speed (SPEED_SEL field) 1 0 = 1000 Mb/s 0 1 = 100 Mb/s 0 0 = 10 Mb/s
LOW_POWER	11	RW	Low power 1 = Enter Low power mode 0 = Normal operation
SSM	6	RW	Speed Selection (MSB) Used in conjunction with field SPEED_SEL_LSB MSB LSB: 1 1 = bits 5:2 select speed (SPEED_SEL field) 1 0 = 1000 Mb/s 0 1 = 100 Mb/s 0 0 = 10 Mb/s

Field	Bits	Type	Description
OUI	15:0	RO	Organizationally Unique Identifier Organizationally Unique Identifier Bits 3:18

PHY Identifier 2 (Register 1.3)

IEEE Standard Register=1.3


Bits 15 - 0 of Device ID

PMA_DEVID2

PHY Identifier 2 (Register 1.3)

Reset Value

5400_H



Field	Bits	Type	Description
OUI	15:10	RO	Organizationally Unique Identifier Bits 19:24
LDN	9:4	RO	Device Number Specifies the device number ¹⁾ to distinguish between several products.
LDRN	3:0	RO	Device Number Specifies the device revision number ¹⁾ to distinguish between several versions of this device

1) For the device specific reset value, refer to Product Naming table in the [Package Outline](#) chapter.

PMA/PMD speed ability (Register 1.4)

IEEE Standard Register=1.4

PMA_SPEED_ABILITY

PMA/PMD speed ability (Register 1.4)

Reset Value

0070_H

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res	CAP_5G	CAP_2G5	RES2	Res		CAP_100G	CAP_40G	CAP_10_1G	CAP_10M	CAP_100M	CAP_1000M	Res	R10PASS*	CAP_2BA*	CAP_10G*
	ro	ro	ro			ro	ro	ro	ro	ro	ro		ro	ro	ro

Field	Bits	Type	Description
CAP_5G	14	RO	Not Supported 1 = PMA/PMD is capable of operating at 5 Gb/s 0 = PMA/PMD is not capable of operating as 5 Gb/s
CAP_2G5	13	RO	2.5 G capable 1 = PMA/PMD is capable of operating at 2.5 Gb/s 0 = PMA/PMD is not capable of operating as 2.5 Gb/s
RES2	12	RO	Reserved Value always 0
CAP_100G	9	RO	Not Supported 1 = PMA/PMD is capable of operating at 100 Gb/s 0 = PMA/PMD is not capable of operating as 100 Gb/s
CAP_40G	8	RO	Not Supported 1 = PMA/PMD is capable of operating at 40 Gb/s 0 = PMA/PMD is not capable of operating as 40 Gb/s
CAP_10_1G	7	RO	Not Supported 1 = PMA/PMD is capable of operating at 10 Gb/s downstream and 1 Gb/s upstream 0 = PMA/PMD is not capable of operating at 10 Gb/s downstream and 1 Gb/s upstream.
CAP_10M	6	RO	10M capable 1 = PMA/PMD is capable of operating at 10 Mb/s 0 = PMA/PMD is not capable of operating as 10 Mb/s
CAP_100M	5	RO	100M capable 1 = PMA/PMD is capable of operating at 100 Mb/s 0 = PMA/PMD is not capable of operating at 100 Mb/s
CAP_1000M	4	RO	1000M capable 1 = PMA/PMD is capable of operating at 1000 Mb/s 0 = PMA/PMD is not capable of operating at 1000 Mb/s
R10PASS_TS_CAPABLE	2	RO	Not Supported 1 = PMA/PMD is capable of operating as 10PASS-TS 0 = PMA/PMD is not capable of operating as 10PASS-TS

Field	Bits	Type	Description (cont'd)
CAP_2BASE_TL	1	RO	Not Supported 1 = PMA/PMD is capable of operating as 2BASE-TL 0 = PMA/PMD is not capable of operating as 2BASE-TL
CAP_10G_CAP	0	RO	Not Supported 1 = PMA/PMD is capable of operating at 10 Gb/s 0 = PMA/PMD is not capable of operating at 10 Gb/s

Devices in package 1 (Register 1.5)

IEEE Standard Register=1.5

PMA_DIP1
Reset Value
Devices in package 1 (Register 1.5)
008B_H

15	12	11	10	9	8	7	6	5	4	3	2	1	0
RES		SEP_P MA*	SEP_P MA*	SEP_P MA*	SEP_P MA*	ANEG	TC	DTE_X S	PHY_X S	PCS	WIS	PMD PMA	CLAU SE_*
ro		ro	ro	ro	ro	ro	ro	ro	ro	ro	ro	ro	ro

Field	Bits	Type	Description
RES	15:12	RO	Reserved Ignore on Read
SEP_PMA_4	11	RO	Separate PMA (4) 1 = Separated PMA (4) present in package 0 = Separated PMA (4) not present in package
SEP_PMA_3	10	RO	Separate PMA (3) 1 = Separated PMA (3) present in package 0 = Separated PMA (3) not present in package
SEP_PMA_2	9	RO	Separate PMA (2) 1 = Separated PMA (2) present in package 0 = Separated PMA (2) not present in package
SEP_PMA_1	8	RO	Separate PMA (1) 1 = Separated PMA (1) present in package 0 = Separated PMA (1) not present in package
ANEG	7	RO	Auto-Negotiation present This bit is always set to 1 in GPY 1 = Auto-Negotiation present in package 0 = Auto-Negotiation not present in package
TC	6	RO	TC present 1 = TC present in package 0 = TC not present in package
DTE_XS	5	RO	DTE XS present 1 = DTE XS present in package 0 = DTE XS not present in package

PMA/PMD control 2 (Register 1.7)


IEEE Standard Register=1.7

PMA_CTL2

PMA/PMD control 2 (Register 1.7)

Reset Value

0030_H



Field	Bits	Type	Description
PMA_PMD_TYPE_SEL	5:0	RW	PMA/PMD type selection 5 4 3 2 1 0 0 0 1 1 1 1 = 10BASE-T PMA/PMD 0 0 1 1 1 0 = 100BASE-TX PMA/PMD 0 0 1 1 0 0 = 1000BASE-T PMA/PMD Others = Reserved

PMA/PMD status 2 (Register 1.8)

IEEE Standard Register=1.8

PMA_STAT2

PMA/PMD status 2 (Register 1.8)

Reset Value

8200_H

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DEVICE_PRE SENT		TX_FA UL*	RX_F AUL*	TX_FA ULT	RX_F AULT	EXT_A BI*	PMD_ TX_*	RMGB T_S*	RMGB T_L*	RMGB T_E*	RMGB T_L*	RMGB T_S*	RMGB T_L*	RMGB T_E*	PMA_ LOC*
ro		ro	ro	ro	ro	ro	ro	ro	ro	ro	ro	ro	ro	ro	ro

Field	Bits	Type	Description
DEVICE_PRE SENT	15:14	RO	Device present 1 0 = Device responding at this address 1 1 = No device responding at this address 0 1 = No device responding at this address 0 0 = No device responding at this address
TX_FAULT_A BILITY	13	RO	Transmit fault ability 1 = PMA/PMD has the ability to detect a fault condition on the transmit path 0 = PMA/PMD does not have the ability to detect a fault condition on the transmit path
RX_FAULT_A BILITY	12	RO	Receive fault ability 1 = PMA/PMD has the ability to detect a fault condition on the receive path 0 = PMA/PMD does not have the ability to detect a fault condition on the receive path
TX_FAULT	11	RO	Transmit fault 1 = Fault condition on transmit path 0 = No fault condition on transmit path
RX_FAULT	10	RO	Receive fault 1 = Fault condition on receive path 0 = No fault condition on receive path
EXT_ABILITIE S	9	RO	Extended abilities 1 = PMA/PMD has extended abilities listed in register 1.11 0 = PMA/PMD does not have extended abilities
PMD_TX_DIS ABLE	8	RO	PMD transmit disable 1 = PMD has the ability to disable the transmit path 0 = PMD does not have the ability to disable the transmit path
RMGBT_SR_A BILITY	7	RO	MULTIGBASE-SR ability 1 = PMA/PMD is able to perform MULTIGBASE-SR 0 = PMA/PMD is not able to perform MULTIGBASE-SR
RMGBT_LR_A BILITY	6	RO	MULTIGBASE-LR ability 1 = PMA/PMD is able to perform MULTIGBASE-LR 0 = PMA/PMD is not able to perform MULTIGBASE-LR

Field	Bits	Type	Description (cont'd)
RMGBT_ER_ABILITY	5	RO	MULTIGBASE-ER ability 1 = PMA/PMD is able to perform MULTIGBASE-ER 0 = PMA/PMD is not able to perform MULTIGBASE-ER
RMGBT_LX4_ABILITY	4	RO	MULTIGBASE-LX4 ability 1 = PMA/PMD is able to perform MULTIGBASE-LX4 0 = PMA/PMD is not able to perform MULTIGBASE-LX4
RMGBT_SW_ABILITY	3	RO	MULTIGBASE-SW ability 1 = PMA/PMD is able to perform MULTIGBASE-SW 0 = PMA/PMD is not able to perform MULTIGBASE-SW
RMGBT_LW_ABILITY	2	RO	MULTIGBASE-LW ability 1 = PMA/PMD is able to perform MULTIGBASE-LW 0 = PMA/PMD is not able to perform MULTIGBASE-LW
RMGBT_EW_ABILITY	1	RO	MULTIGBASE-EW ability 1 = PMA/PMD is able to perform MULTIGBASE-EW 0 = PMA/PMD is not able to perform MULTIGBASE-EW
PMA_LOCAL_LOOPBACK	0	RO	PMA Local Loop-back 1 = PMA has the ability to perform a local loop-back function 0 = PMA does not have the ability to perform a local loop-back function

PMA/PMD Extended Ability (Register 1.11)

IEEE Standard Register=1.11

PMA_EXT_ABILITY

PMA/PMD Extended Ability (Register 1.11)

Reset Value

01A0_H

15	14	13		11	10	9	8	7	6	5	4	3	2	1	0
Res	R2G5_EX*		Res		R40G_10*	P2MP_AB*	R10B_ASE*	R100B_AS*	R1000_BA*	R1000_BA*	RMGB_T_K*	RMGB_T_K*	RMGB_T_A*	RMGB_T_L*	RMGB_T_C*
	ro				ro	ro	ro	ro	ro	ro	ro	ro	ro	ror	ror

Field	Bits	Type	Description
R2G5_EXT_ABILITIES	14	RO	2.5G/5G extended abilities 1 = PMA/PMD has 2.5G/5G extended abilities listed in register 1.21 0 = PMA/PMD does not have 2.5G/5G extended abilities
R40G_100G_EXT_ABILITIES	10	RO	40G/100G extended abilities 1 = PMA/PMD has 40G/100G extended abilities listed in register 1.13 0 = PMA/PMD does not have 40G/100G extended abilities
P2MP_ABILITY	9	RO	P2MP ability 1 = PMA/PMD has P2MP abilities listed in register 1.12 0 = PMA/PMD does not have P2MP abilities
R10BASE_T_ABILITY	8	RO	10BASE-T ability 1 = PMA/PMD is able to perform 10BASE-T 0 = PMA/PMD is not able to perform 10BASE-T

Field	Bits	Type	Description (cont'd)
R100BASE_TX_ABILITY	7	RO	100BASE-TX ability 1 = PMA/PMD is able to perform 100BASE-TX 0 = PMA/PMD is not able to perform 100BASE-TX
R1000BASE_KX_ABILITY	6	RO	1000BASE-KX ability 1 = PMA/PMD is able to perform 1000BASE-KX 0 = PMA/PMD is not able to perform 1000BASE-KX
R1000BASE_T_ABILITY	5	RO	1000BASE-T ability 1 = PMA/PMD is able to perform 1000BASE-T 0 = PMA/PMD is not able to perform 1000BASE-T
RMGBT_KR_ABILITY	4	RO	MULTIGBASE-KR ability 1 = PMA/PMD is able to perform MULTIGBASE-KR 0 = PMA/PMD is not able to perform MULTIGBASE-KR
RMGBT_KX4_ABILITY	3	RO	MULTIGBASE-KX4 ability 1 = PMA/PMD is able to perform MULTIGBASE-KX4 0 = PMA/PMD is not able to perform MULTIGBASE-KX4
RMGBT_ABILITY	2	RO	10GBASE-T ability 1 = PMA/PMD is able to perform MULTIGBASE-T 0 = PMA/PMD is not able to perform MULTIGBASE-T
RMGBT_LRM_ABILITY	1	ROR	MULTIGBASE-LRM ability 1 = PMA/PMD is able to perform MULTIGBASE-LRM 0 = PMA/PMD is not able to perform MULTIGBASE-LRM
RMGBT_CX4_ABILITY	0	ROR	MULTIGBASE-CX4 ability 1 = PMA/PMD is able to perform MULTIGBASE-CX4 0 = PMA/PMD is not able to perform MULTIGBASE-CX4

AN package identifier (Register 1.14)


IEEE Standard Register=1.14

PMA_PACKID1

Reset Value

AN package identifier (Register 1.14)

C133_H



Field	Bits	Type	Description
OUI	15:0	RO	Organizationally Unique Identifier Organizationally Unique Identifier Bits 3:18

AN package identifier (Register 1.15)


IEEE Standard Register=1.15

PMA_PACKID2

AN package identifier (Register 1.15)

Reset Value

5400_H



Field	Bits	Type	Description
OUI	15:10	RO	Organizationally Unique Identifier Bits 19:24
LDN	9:4	RO	Device Number Specifies the device number ¹⁾ to distinguish between several products.
LDRN	3:0	RO	Device Number Specifies the device revision number ¹⁾ to distinguish between several versions of this device

1) For the device specific reset value, refer to Product Naming table in the [Package Outline](#) chapter.

PMAPMD Extended Ability (Register 1.21)

Read only, write from STA has no effect


IEEE Standard Register=1.21

PMA_MGBT_EXTAB

PMAPMD Extended Ability (Register 1.21)

Reset Value

0000_H



Field	Bits	Type	Description
RES	15:2	RO	Reserved Value always 0
AB5G	1	RO	PMA Ability to perform 5GBT 0 _B UNABLE PMA is not able to perform 5GBT 1 _B ABLE PMA Able to perform 5GBT
AB2G5	0	RO	PMA Ability to perform 2G5BT 0 _B UNABLE PMA is not able to perform 2G5BT 1 _B ABLE PMA Able to perform 2G5BT

MULTIGBASE-T pair swap and polarity (Register 1.130)

IEEE Standard Register=1.130

PMA_MGBT_POLARITY

Reset Value

MULTIGBASE-T pair swap and polarity (Register 1.130)

0003_H

15	12	11	10	9	8	7	2	1	0
Res			PAIR_D_*	PAIR_C_*	PAIR_B_*	PAIR_A_*	Res		MDI_MDI_X
			ro	ro	ro	ro			ro

Field	Bits	Type	Description
PAIR_D_POLARITY	11	RO	Pair D polarity 1 = Polarity of pair D is reversed 0 = Polarity of pair D is not reversed
PAIR_C_POLARITY	10	RO	Pair C polarity 1 = Polarity of pair C is reversed 0 = Polarity of pair C is not reversed
PAIR_B_POLARITY	9	RO	Pair B polarity 1 = Polarity of pair B is reversed 0 = Polarity of pair B is not reversed
PAIR_A_POLARITY	8	RO	Pair A polarity 1 = Polarity of pair A is reversed 0 = Polarity of pair A is not reversed
MDI_MDI_X	1:0	RO	MDI/MDI-X Indicates the status of pair swaps at the MDI / MD-X 00 _B ABCD CROSS Pair AB and Pair CD crossover 01 _B CD CROSS Pair CD crossover only 10 _B AB CROSS Pair AB crossover only 11 _B NORMAL No crossover

MULTIGBASE-T TX power backoff and PHY short reach setting (Register 1.131)

IEEE Standard Register=1.131

PMA_MGBT_TX_PBO

Reset Value

MULTIGBASE-T TX power backoff and PHY short reach setting (Register 1.131)

0000_H

15	13	12	10	9	1	0
LP_TX		TX_POWER_BACKOFF		Res		SHORT_R*
ro		ro				ro

Field	Bits	Type	Description
LP_TX	15:13	RO	Link partner TX The power backoff setting of the link partner Bit number assignment: 15 14 13 ----- 1 1 1 = 14 dB 1 1 0 = 12 dB 1 0 1 = 10 dB 1 0 0 = 8 dB 0 1 1 = 6 dB 0 1 0 = 4 dB 0 0 1 = 2 dB 0 0 0 = 0 dB
TX_POWER_BACKOFF	12:10	RO	TX power backoff The power backoff of PHY211 PMA Bit number assignment: 12 11 10 ----- 1 1 1 = 14 dB 1 1 0 = 12 dB 1 0 1 = 10 dB 1 0 0 = 8 dB 0 1 1 = 6 dB 0 1 0 = 4 dB 0 0 1 = 2 dB 0 0 0 = 0 dB
SHORT_REACH_MODE	0	RO	Short reach mode 1 = PHY is operating in short reach mode (not supported) 0 = PHY is not operating in short reach mode

MULTIGBASE-T test mode (Register 1.132)

IEEE Standard Register=1.132

PMA_MGBT_TEST_MODE


Reset Value

MULTIGBASE-T test mode (Register 1.132)

0000_H

15	13	12	10	9											0
TEST_MODE_CTL				TXTER_TEST				Res							
rw				rw											

Revision 1.1, 2025-05-14
Reference ID 621394



Field	Bits	Type	Description
OPMARGIN_B	15:0	RO	OPMARGIN_B SNR operating margin measured at the slicer input for channel B

MULTIGBASE-T SNR Margin Channel C (Register 1.135)

Register 1.135 contains the current SNR operating margin measured at the slicer input for channel C for the MULTIGBASE-T PMA.


IEEE Standard Register=1.135

PMA_MGBT_SNR_OPMARGIN_C

Reset Value

MULTIGBASE-T SNR Margin Channel C (Register 1.135)

0000_H



Field	Bits	Type	Description
OPMARGIN_C	15:0	RO	OPMARGIN_C SNR operating margin measured at the slicer input for channel C

MULTIGBASE-T SNR Margin Channel D (Register 1.136)

Register 1.136 contains the current SNR operating margin measured at the slicer input for channel D for the MULTIGBASE-T PMA.


IEEE Standard Register=1.136

PMA_MGBT_SNR_OPMARGIN_D

Reset Value

MULTIGBASE-T SNR Margin Channel D (Register 1.136)

0000_H



Field	Bits	Type	Description
OPMARGIN_D	15:0	RO	OPMARGIN_D SNR operating margin measured at the slicer input for channel D

MULTIGBASE-T SNR Min Margin Channel A (Register 1.137)

The minimum margin channel A register contains a latched copy of the lowest value observed in the SNR operating margin channel A register (1.133) since the last read.


IEEE Standard Register=1.137

PMA_MGBT_MINMARGIN_A

Reset Value

MULTIGBASE-T SNR Min Margin Channel A (Register 1.137)

0000_H



Field	Bits	Type	Description
MINMARGIN_A	15:0	RO	MINMARGIN_A Lowest value observed in the SNR operating margin channel A register (1.133) since the last read

MULTIGBASE-T SNR Min Margin Channel B (Register 1.138)

The minimum margin channel A register contains a latched copy of the lowest value observed in the SNR operating margin channel B register (1.134) since the last read.


IEEE Standard Register=1.138

PMA_MGBT_MINMARGIN_B

Reset Value

MULTIGBASE-T SNR Min Margin Channel B (Register 1.138)

0000_H



Field	Bits	Type	Description
MINMARGIN_B	15:0	RO	MINMARGIN_B Lowest value observed in the SNR operating margin channel B register (1.134) since the last read

MULTIGBASE-T SNR Min Margin Chan C (Register 1.139)

The minimum margin channel C register contains a latched copy of the lowest value observed in the SNR operating margin channel C register (1.135) since the last read.

IEEE Standard Register=1.139

PMA_MGBT_MINMARGIN_C

Reset Value

MULTIGBASE-T SNR Min Margin Chan C (Register 1.139)

0000_H



Field	Bits	Type	Description
MINMARGIN_C	15:0	RO	MINMARGIN_C Lowest value observed in the SNR operating margin channel C register (1.135) since the last read

MULTIGBASE-T SNR Min Margin Chan D (Register 1.140)

The Minimum margin channel D register contains a latched copy of the lowest value observed in the SNR operating margin channel D register (1.136) since the last read.


IEEE Standard Register=1.140

PMA_MGBT_MINMARGIN_D

MULTIGBASE-T SNR Min Margin Chan D (Register 1.140)

Reset Value

0000_H



Field	Bits	Type	Description
MINMARGIN_D	15:0	RO	MINMARGIN_D Lowest value observed in the SNR operating margin channel D register (1.136) since the last read

MULTIGBASE-T Rx Power Channel A (Register 1.141)

The RX signal power channel A register is read only and contains the receive signal power measured at the MDI during training as described in 55.4.3.1.


IEEE Standard Register=1.141

PMA_MGBT_POWER_A

MULTIGBASE-T Rx Power Channel A (Register 1.141)

Reset Value

0000_H



Field	Bits	Type	Description
POWER_A	15:0	RO	POWER_A Receive signal power measured at the MDI during training

MULTIGBASE-T Rx Power Channel B (Register 1.142)

The RX signal power channel B register is read only and contains the receive signal power measured at the MDI during training as described in 55.4.3.1.


IEEE Standard Register=1.142

PMA_MGBT_POWER_B

Reset Value

MULTIGBASE-T Rx Power Channel B (Register 1.142)

0000_H



Field	Bits	Type	Description
POWER_B	15:0	RO	POWER_B Receive signal power measured at the MDI during training

MULTIGBASE-T Rx Power Chan C (Register 1.143)

The RX signal power channel C register is read only and contains the receive signal power measured at the MDI during training as described in 55.4.3.1.


IEEE Standard Register=1.143

PMA_MGBT_POWER_C

Reset Value

MULTIGBASE-T Rx Power Chan C (Register 1.143)

0000_H



Field	Bits	Type	Description
POWER_C	15:0	RO	POWER_C Receive signal power measured at the MDI during training

MULTIGBASE-T Rx Power Chan D (Register 1.144)

The RX signal power channel D register is read only and contains the receive signal power measured at the MDI during training as described in 55.4.3.1.


IEEE Standard Register=1.144

PMA_MGBT_POWER_D

Reset Value

MULTIGBASE-T Rx Power Chan D (Register 1.144)

0000_H



Field	Bits	Type	Description
POWER_D	15:0	RO	POWER_D Receive signal power measured at the MDI during training

MULTIGBASE-T skew delay 0 (Register 1.145)

IEEE Standard Register=1.145


The skew delay reports the current skew delay on each of the pairs with respect to physical pair A. It is reported with 1.25 ns resolution to an accuracy of 2.5 ns. The number is in two's complement notation with positive values representing delay and negative values representing advance with respect to physical pair A. If the delay exceeds the maximum amount that can be represented by the range (-80 ns to +78.75 ns), the field displays the maximum value.

PMA_MGBT_SKEW_DELAY_0

MULTIGBASE-T skew delay 0 (Register 1.145)

Reset Value

0000_H



Field	Bits	Type	Description
SKEW_DELAY_B	14:8	RO	Skew delay B Skew delay for pair B

MULTIGBASE-T skew delay 1 (Register 1.146)

IEEE Standard Register=1.146


The skew delay reports the current skew delay on each of the pairs with respect to physical pair A. It is reported with 1.25 ns resolution to an accuracy of 2.5 ns. The number is in two's complement notation with positive values representing delay and negative values representing advance with respect to physical pair A. If the delay exceeds the maximum amount that can be represented by the range (-80 ns to +78.75 ns), the field displays the maximum value.

PMA_MGBT_SKEW_DELAY_1

MULTIGBASE-T skew delay 1 (Register 1.146)

Reset Value

0000_H



Field	Bits	Type	Description
SKEW_DELAY_D	14:8	RO	Skew delay D Skew delay for pair D
SKEW_DELAY_C	6:0	RO	Skew delay C Skew delay for pair C

MULTIGBASE-T skew delay 2 (Register 1.147)

IEEE Standard Register=1.147

PMA_MGBT_FAST_RETRAIN_STA_CTRL

MULTIGBASE-T skew delay 2 (Register 1.147)

Reset Value

0000_H

15				11		10		6		5	4	3	2	1	0
LP_FAST_RETRAIN_COUNT				LD_FAST_RETRAIN_COUNT				Res	FAST_RE*	FAST_RE*	FAST_RETRAIN_SIG*		FAST_RE*		
ro				ro					ro	ro	rw		rw		

Field	Bits	Type	Description
LP_FAST_RETRAIN_COUNT	15:11	RO	LP fast retrain count Counts the number of fast retrains requested by the link partner
LD_FAST_RETRAIN_COUNT	10:6	RO	LD fast retrain count Counts the number of fast retrains requested by the local device
FAST_RETRAIN_ABILITY	4	RO	Fast retrain ability 1 = Fast retrain capability is supported 0 = Fast retrain capability is not supported
FAST_RETRAIN_NEGOTIATED	3	RO	Fast retrain negotiated 1 = Fast retrain capability was negotiated 0 = Fast retrain capability was not negotiated
FAST_RETRAIN_SIG_TYPE	2:1	RW	Fast retrain signal type 11 = Reserved 10 = PHY signals Link Interruption during fast retrain 01 = PHY signals Local Fault during fast retrain 00 = PHY signals IDLE during fast retrain
FAST_RETRAIN_ENABLE	0	RW	Fast retrain enable 1 = Fast retrain capability is enabled 0 = Fast retrain capability is disabled

PMA TimeSync Capability Indication (Register 1.1800)

PMA TimeSync Capability indication Register.

GPY does not support providing data path delay information.

IEEE Standard Register=1.1800

Reset Value

0000_H[illegible]

Field	Bits	Type	Description
TXDEL	1	RO	Transmit Data Path Delay Information Not supported by GPY 0 _B NONE PHYs do not have this capability 1 _B CAPABLE min and max TX data path delay available
RXDEL	0	RO	Receive Data Path Delay Information Not supported by GPY 0 _B NONE PHYs do not have this capability 1 _B CAPABLE min and max RX data path delay available

6.2 Standard PCS Registers for MMD=0x03

This section describes the PCS registers for MMD device 0x03.

Table 21 Registers Overview

Register Short Name	Register Long Name	Reset Value
PCS_CTRL1	PCS control 1 (Register 3.0)	205C _H
PCS_STAT1	PCS status 1 (Register 3.1)	0000 _H
PCS_DEVID1	PHY Identifier 1 (Register 3.2)	C133 _H
PCS_DEVID2	PHY Identifier 2 (Register 3.3)	5400 _H ¹⁾
PCS_SPEED_ABILITY	PCS speed ability (Register 3.4)	0000 _H
PCS_DIP1	PCS Devices in package 1 (Register 3.5)	008B _H
PCS_DIP2	PCS Devices in package 2 (Register 3.6)	C000 _H
PCS_STAT2	PCS status 2 (Register 3.8)	8000 _H
PCS_PACKID1	PCS package identifier 1 (Register 3.14)	C133 _H
PCS_PACKID2	PCS package identifier 2 (Register 3.15)	5400 _H ¹⁾
PCS_EEE_CAP	PCS EEE capability (Register 3.20)	0006 _H
PCS_EEE_CAP2	EEE control and capability 2 (Register 3.21)	0000 _H
PCS_EEE_WAKERR	PCS EEE Status Register 1 (Register 3.22)	0000 _H
PCS_TIMESYNC_CAP	PCS TimeSync capability register (Register 3.1800)	0000 _H

1) For the device specific reset value, refer to Product Naming table in the [Package Outline](#) chapter.

6.2.1 Standard PCS Registers for MMD=0x03

This chapter describes all registers of PCS in detail.

PCS control 1 (Register 3.0)

IEEE Standard Register=3.0

PCS_CTRL1

PCS control 1 (Register 3.0)

PCS_CTRL1											Reset Value	
PCS control 1 (Register 3.0)											205C _H	
15	14	13	12	11	10	9	7	6	5	2	1	0
RST	LOOP BACK	SSL	Res	LOW_ POW*	RXCK ST	Res		SSM	SPEED_SEL		Res	
RW	RW	RW		RW	RW			RW	RW			

Field	Bits	Type	Description
RST	15	RW	Reset 1 = PCS reset - Self Clearing 0 = Normal operation
LOOPBACK	14	RW	Loopback 1 = Enable loopback mode 0 = Disable loopback mode

Field	Bits	Type	Description (cont'd)
SSL	13	RW	Forced Speed selection (LSB) This bit is used in conjunction with SPEED_SEL_LSB MSB LSB 1 1 = bits 5:2 select speed 1 0 = 1000 Mb/s 0 1 = 100 Mb/s 0 0 = 10 Mb/s
LOW_POWER	11	RW	Low power 1 = Low-power mode 0 = Normal operation
RXCKST	10	RW	Clock stop enable 1 = The GPY will stop the (X)GMII clock during LPI 0 = Clock not stoppable The MAC can set this bit to active to allow the GPY to stop the clocking during the LPI_MODE.
SSM	6	RW	Forced Speed selection (MSB) This bit is used in conjunction with SPEED_SEL_MSB MSB LSB 1 1 = bits 5:2 select speed 1 0 = 1000 Mb/s 0 1 = 100 Mb/s 0 0 = 10 Mb/s
SPEED_SEL	5:2	RW	Forced Speed selection Values Reserved

PCS status 1 (Register 3.1)

IEEE Standard Register=3.1

PCS_STAT1
PCS status 1 (Register 3.1)
Reset Value
0000_H

15	12			11	10	9	8	7	6	5	3		2	1	0	
Res				TX_LP I_*	RX_LP I_*	TX_LP I_*	RX_LP I_*	FAULT	TXCK ST	Res				PCS RX_*	LOW POW*	Res
				ro	ro	ro	ro	ro	ro					ro	ro	

Field	Bits	Type	Description
TX_LPI_RXD	11	RO	Tx LPI received 1 = Tx PCS has received LPI 0 = LPI not received
RX_LPI_RXD	10	RO	Rx LPI received 1 = Rx PCS has received LPI 0 = LPI not received
TX_LPI_INDICATION	9	RO	Tx LPI indication 1 = Tx PCS is currently receiving LPI 0 = PCS is not currently receiving LPI
RX_LPI_INDICATION	8	RO	Rx LPI indication 1 = Rx PCS is currently receiving LPI 0 = PCS is not currently receiving LPI
FAULT	7	RO	Fault 1 = Fault condition detected 0 = No fault condition detected
TXCKST	6	RO	Clock stop capable 1 = The MAC may stop the clock during LPI 0 = Clock not stoppable
PCS_RX_LINK_STATUS	2	RO	PCS receive link status 1 = PCS receive link up 0 = PCS receive link down
LOW_POWER_ABILITY	1	RO	Low-power ability 1 = PCS supports low-power mode 0 = PCS does not support low-power mode

PHY Identifier 1 (Register 3.2)


IEEE Standard Register=3.2

PCS_DEVID1

PHY Identifier 1 (Register 3.2)

Reset Value

C133_H



Field	Bits	Type	Description
OUI	15:0	RO	Organizationally Unique Identifier Bits 3:18

PHY Identifier 2 (Register 3.3)

Organizationally Unique Identifier Bits 19:24


IEEE Standard Register=3.3

PCS_DEVID2

PHY Identifier 2 (Register 3.3)

Reset Value

5400_H



Field	Bits	Type	Description
OUI	15:10	RO	Organizationally Unique Identifier Bits 19:24
LDN	9:4	RO	Device Number Specifies the device number ¹⁾ to distinguish between several products.
LDRN	3:0	RO	Device Number Specifies the device revision number ¹⁾ to distinguish between several versions of this device

1) For the device specific reset value, refer to Product Naming table in the [Package Outline](#) chapter.

PCS speed ability (Register 3.4)

IEEE Standard Register=3.4

PCS_SPEED_ABILITY
PCS speed ability (Register 3.4)
Reset Value
0000_H

15							7	6	5	4	3	2	1	0
								R2G5_			R100G	R40G_	R10PA	R10G_
								CA*			_C*	CA*	SS*	CA*
								ro			ro	ro	ro	ro

Field	Bits	Type	Description
R2G5_CAPABLE	6	RO	2G5 capable Bit is always set to 0 because PCS is not capable of operating at 2.5 Gb/s
R100G_CAPABLE	3	RO	100G capable 1 = PCS is capable of operating at 100 Gb/s 0 = PCS is not capable of operating at 100 Gb/s
R40G_CAPABLE	2	RO	40G capable 1 = PCS is capable of operating at 40 Gb/s 0 = PCS is not capable of operating at 40 Gb/s
R10PASS_TS_2BASE_TL	1	RO	10PASS-TS/2BASE-TL Capable 1 = PCS is capable of operating as the 10P/2B PCS 0 = PCS is not capable of operating as the 10P/2B PCS
R10G_CAPABLE	0	RO	10G capable 1 = PCS is capable of operating at 10 Gb/s 0 = PCS is not capable of operating at 10 Gb/s

PCS Devices in package 1 (Register 3.5)

IEEE Standard Register=3.5

PCS_DIP1
PCS Devices in package 1 (Register 3.5)
Reset Value
008B_H

15			12	11	10	9	8	7	6	5	4	3	2	1	0
				SEPA	SEP_P	SEPA	SEPA						WIS_P	PMD_	
				RAT*	MA*	RAT*	RAT*	ANEG	TC	DTE_X	PHY_	PCS	RE*	PMA	CL22
				ro	ro	ro	ro	ro	ro	ro	ro	ro	ro	ro	ro

Field	Bits	Type	Description
RES	15:12	RO	Reserved Ignore on Read
SEPARATED_PMA_4	11	RO	Separate PMA (4) 1 = Separate PMA (4) present in package

Field	Bits	Type	Description
VENDOR_SPECIFIC_DEVICE_2	15	RO	Vendor-specific device 2 1 = Vendor-specific device 2 present in package 0 = Vendor-specific device 2 not present in package
VENDOR_SPECIFIC_DEVICE_1	14	RO	Vendor-specific device 1 1 = Vendor-specific device 1 present in package 0 = Vendor-specific device 1 not present in package
CLAUSE_22_EXTENSION	13	RO	Clause 22 extension 1 = Clause 22 extension present in package 0 = Clause 22 extension not present in package
RES	12:0	RO	Reserved Ignore on read

PCS status 2 (Register 3.8)

IEEE Standard Register=3.8

PCS_STAT2

PCS status 2 (Register 3.8)

Reset Value

8000_H

15	14	13	12	11	10	9	6	5	4	3	2	1	0
DEVICE_PRE SENT	Res	R2G5_ CA*	TX_FA ULT	RX_F AULT	Res			R100G BA*	R40G BAS*	R10G BAS*	R10G BAS*	R10G BAS*	R10G BAS*
ro		ro	ro	ro				ro	ro	ro	ro	ro	ro

Field	Bits	Type	Description
DEVICE_PRE SENT	15:14	RO	Device present 1 0 = Device responding at this address 1 1 = No device responding at this address 0 1 = No device responding at this address 0 0 = No device responding at this address
R2G5_CAPAB LE	12	RO	2G5BASE-T capable 1 = PCS is able to support 2.5GBASE-T PCS Type 0 = Not able to support 2.5GBASE-T
TX_FAULT	11	RO	Transmit fault 1 = Fault condition on transmit path 0 = No fault condition on transmit path
RX_FAULT	10	RO	Receive fault 1 = Fault condition on the receive path 0 = No fault condition on the receive path
R100GBASE_ R_CAPABLE	5	RO	100GBASE-R capable 1 = PCS is able to support 100GBASE-R PCS type 0 = PCS is not able to support 100GBASE-R PCS type
R40GBASE_R _CAPABLE	4	RO	40GBASE-R capable 1 = PCS is able to support 40GBASE-R PCS type 0 = PCS is not able to support 40GBASE-R PCS type
R10GBASE_T _CAPABLE	3	RO	10GBASE-T capable 1 = PCS is able to support 10GBASE-T PCS type 0 = PCS is not able to support 10GBASE-T PCS type
R10GBASE_W _CAPABLE	2	RO	10GBASE-W capable 1 = PCS is able to support 10GBASE-W PCS type 0 = PCS is not able to support 10GBASE-W PCS type
R10GBASE_X _CAPABLE	1	RO	10GBASE-X capable 1 = PCS is able to support 10GBASE-X PCS type 0 = PCS is not able to support 10GBASE-X PCS type
R10GBASE_R _CAPABLE	0	RO	10GBASE-R capable 1 = PCS is able to support 10GBASE-R PCS types 0 = PCS is not able to support 10GBASE-R PCS types

PCS package identifier 1 (Register 3.14)


IEEE Standard Register=3.14

PCS_PACKID1

Reset Value

PCS package identifier 1 (Register 3.14)

C133_H



Field	Bits	Type	Description
OUI	15:0	RO	Organizationally Unique Identifier Bits 3:18

PCS package identifier 2 (Register 3.15)


IEEE Standard Register=3.15

PCS_PACKID2

Reset Value

PCS package identifier 2 (Register 3.15)

5400_H



Field	Bits	Type	Description
OUI	15:10	RO	Organizationally Unique Identifier Bits 19:24
LDN	9:4	RO	Device Number Specifies the device number ¹⁾ to distinguish between several products.
LDRN	3:0	RO	Device Number Specifies the device revision number ¹⁾ to distinguish between several versions of this device

1) For the device specific reset value, refer to Product Naming table in the [Package Outline](#) chapter.

IEEE Standard Register=3.20

Reset Value

0006_H

Field	Bits	Type	Description
R10GBASE_KR_EEE	6	RO	10GBASE-KR EEE 1 = EEE is supported for 10GBASE-KR 0 = EEE is not supported for 10GBASE-KR
R10GBASE_KX4_EEE	5	RO	10GBASE-KX4 EEE 1 = EEE is supported for 10GBASE-KX4 0 = EEE is not supported for 10GBASE-KX4
R1000BASE_KX_EEE	4	RO	1000BASE-KX EEE 1 = EEE is supported for 1000BASE-KX 0 = EEE is not supported for 1000BASE-KX
R10GBASE_T_EEE	3	RO	10GBASE-T EEE 1 = EEE is supported for 10GBASE-T 0 = EEE is not supported for 10GBASE-T
R1000BASE_T_EEE	2	RO	1000BASE-T EEE 1 = EEE is supported for 1000BASE-T 0 = EEE is not supported for 1000BASE-T
R100BASE_TX_EEE	1	RO	100BASE-TX EEE 1 = EEE is supported for 100BASE-TX 0 = EEE is not supported for 100BASE-TX

Read only, write from STA has no effect

IEEE Standard Register=3.21

Reset Value

0000_H[illegible]

IEEE Standard Register=3.1800

Reset Value

0000_H

Field	Bits	Type	Description
TIMESYNC_TX_PATH_DATA_DELAY	1	RO	TimeSync transmit path data delay 1 = PCS provides information on transmit path data delay in registers 3.1801 through 3.1804 0 = PCS does not provide information on transmit path data delay - for GPY, the value is always zero
TIMESYNC_RX_PATH_DATA_DELAY	0	RO	TimeSync receive path data delay 1 = PCS provides information on receive path data delay in registers 3.1805 through 3.1808 0 = PCS does not provide information on receive path data delay - for GPY, the value is always zero

6.3 Standard Auto-Negotiation Registers for MMD=0x07

This register file contains the auto-negotiation registers for MMD device 0x07.

Table 22 Registers Overview

Register Short Name	Register Long Name	Reset Value
ANEG_CTRL	Auto-Negotiation Control (Register 7.0)	3000 _H
ANEG_STAT	Auto-Negotiation Status (Register 7.1)	0008 _H
ANEG_DEVID1	PHY Identifier 1 (Register 7.2)	C133 _H
ANEG_DEVID2	PHY Identifier 2 (Register 7.3)	5400 _H ¹⁾
ANEG_DIP1	Device in Package 1 (Register 7.5)	008B _H
ANEG_DIP2	Device in Package 2 (Register 7.6)	C000 _H
ANEG_PACKID1	AN package identifier (Register 7.14)	C133 _H
ANEG_PACKID2	AN package identifier (Register 7.15)	5400 _H ¹⁾
ANEG_ADV	ANEG Adv. for GPY (Register 7.16)	91E1 _H
ANEG_LP_BP_AB	AN Link Partner Base Page Ability (Register 7.19)	01E0 _H
ANEG_XNP_TX1	ANEG Local Dev XNP TX1 (Register 7.22)	0000 _H
ANEG_XNP_TX2	ANEG Local Dev XNP TX2 (Register 7.23)	0000 _H
ANEG_XNP_TX3	ANEG Local Dev XNP TX3 (Register 7.24)	0000 _H
ANEG_LP_XNP_AB1	ANEG Link Partner XNP RX (Register 7.25)	0000 _H
ANEG_LP_XNP_AB2	ANEG Link Partner XNP RX (Register 7.26)	0000 _H
ANEG_LP_XNP_AB3	ANEG Link Partner XNP RX (Register 7.27)	0000 _H
ANEG_MGBT_AN_CTRL	MULTI GBT AN Control Register (Register 7.32)	0002 _H
ANEG_MGBT_AN_STA	MultiGBASE-T AN Status register (Register 7.33)	0000 _H
ANEG_EEE_AN_ADV1	EEE Advertisement 1 (Register 7.60)	0006 _H
ANEG_EEE_AN_LPAB1	EEE Link Partner Ability 1 (Register 7.61)	0000 _H
ANEG_EEE_AN_ADV2	EEE Advertisement 2 (Register 7.62)	0000 _H
ANEG_EEE_LP_AB2	EEE Link Partner Ability 2 (Register 7.63)	0001 _H

1) For the device specific reset value, refer to Product Naming table in the [Package Outline](#) chapter.

6.3.1 Standard Auto-Negotiation Registers for MMD=0x07

This chapter describes all registers of ANEG in detail.

Auto-Negotiation Control (Register 7.0)

The register controls the main function of Auto-Negotiation as defined in Clause 45. See IEEE 802.3 45.2.7.1.

This register mirrors register STD_CTRL from Clause 22.

IEEE Standard Register=7.0

ANEG_CTRL

Auto-Negotiation Control (Register 7.0)

Reset Value

3000_H

15	14	13	12	11	10	9	8												0
RST	RES3	XNP	ANEG_EN*		RES2	ANEG_RE*												RES1	
RW	RO	RW	RW		RO	RW												RO	

Field	Bits	Type	Description
RST	15	RW	Reset Resets entire PHY to its default state. Active links are terminated. This is a self-clearing bit: GPY firmware sets it to zero by the hardware after reset is completed. 0 _B NORMAL GPY Normal Operation 1 _B RESET GPY Reset
RES3	14	RO	Reserved Value always zero, writes ignored.
XNP	13	RW	Extended Next Page Control 0 _B ZERO Extended Next Page is disabled 1 _B ONE Extended Next Page is enabled
ANEG_ENAB	12	RW	Auto-Negotiation Enable Enable the Auto-Negotiation process to determine the link configuration. Bit 7.0.12 is a copy of bit 0.12 in register 0 (STD_CTRL) (see 22.2.4.1.4). 0 _B ZERO disable auto-negotiation process 1 _B ONE enable auto-negotiation process
RES2	11:10	RO	Reserved Value always zero, writes ignored.
ANEG_RESTART	9	RW	Restart Auto-Negotiation The Auto-Negotiation process is restarted by setting bit 7.0.9 to one. Bit 7.0.9 is a mirror of bit 0.9 in register 0 (STD_CTRL) (see IEEE 802.3 22.2.4.1.7). Completion of ANEG is indicated in bit 0.1.5 and 7.1.5. 0 _B ZERO Normal Operation 1 _B RESTART Restart Auto-Negotiation process
RES1	8:0	RO	Reserved Value always zero, writes ignored

Auto-Negotiation Status (Register 7.1)

All the bits in the ANEG_STA status register are read only, and correspond to the outcome or current status of the Auto-Negotiation process.

IEEE Standard Register=7.1

ANEG_STAT

Auto-Negotiation Status (Register 7.1)

Reset Value

0008_H

15	10	9	8	7	6	5	4	3	2	1	0
RES3		PDF	RES2	XNPS	PR	ANEG_CO*	ANEG_RF	ANEG_AB*	LINKS TA	RES1	LP_A NEG*
ro		ro	ro	ro	ro	ro	rosc	ro	ro	ro	ro

Field	Bits	Type	Description
RES3	15:10	RO	Reserved Value always zero, writes ignored.
PDF	9	RO	Parallel detection fault 0 _B NOFAULT No fault was detected. 1 _B FAULT Fault is detected via the parallel detection
RES2	8	RO	Reserved Value always zero, writes ignored
XNPS	7	RO	Extended Next Page Status When set to 1, bit 7.1.7 indicates that both the GPY and the link partner have indicated support for Extended Next Page. When set to 0, bit 7.1.7 indicates that Extended Next Page will not be used. 0 _B ZERO Extended Next Page is not allowed. 1 _B ONE Extended Next Page format is used.
PR	6	RO	Page Received The page received bit (7.1.6) is set to 1 to indicate that a new link codeword has been received and stored in the AN LP Base Page ability registers 7.19 or AN LP XNP ability registers 7.25 to 7.27. 0 _B ZERO A page has not been received 1 _B ONE A page has been received
ANEG_COMPLETE	5	RO	Auto-Negotiation Complete When read as a 1, bit 7.1.5 indicates that the Auto-Negotiation process has been completed, and that the contents of the Auto-Negotiation registers 7.16 and 7.19 are valid. When read as a zero, bit 7.1.5 indicates that the Auto-Negotiation process has not been completed, and that the contents of 7.19, 7.22 through 7.27, and 7.33 registers are as defined by the current state of the Auto-Negotiation protocol, or as written by manual configuration. 0 _B ZERO Auto-Negotiation process has not completed 1 _B ONE Auto-Negotiation process has completed

Field	Bits	Type	Description (cont'd)
ANEG_RF	4	ROSC	Remote Fault When read as one, bit 7.1.4 indicates that a remote fault condition has been detected. Bit 7.1.4 is a copy of bit 1.4 in register 1, device 0 (see 22.2.4). 0 _B NORMAL No remote fault condition detected 1 _B FAULT Remote fault condition detected
ANEG_ABLE	3	RO	Auto-Negotiation Ability Bit 7.1.3 is a copy of bit 1.3 in register 1 (see 22.2.4). This is the ANEG ability of the GPY. 0 _B UNABLE PHY is not able to perform Auto-Negotiation 1 _B ABLE PHY is able to perform Auto-Negotiation
LINKSTA	2	RO	Link Status When read as a one, bit 7.1.2 indicates that the PMA/PMD has determined that a valid link has been established. This bit is a duplicate of the PMA/PMD link status bit in 1.1.2. This bit latches low, so does not represent the current status but can be used to indicate link drop since the last read from the management interface. Reading this bit from MDIO resets the bit to the current value of the link. 0 _B DOWN Link is down 1 _B UP Link is Up
RES1	1	RO	Value always zero, write ignored
LP_ANEG_ABLE	0	RO	Link partner auto-negotiation ability 0 _B UNABLE Link partner is not capable of auto-negotiation. 1 _B ABLE Link partner is capable of auto-negotiation


PHY Identifier 1 (Register 7.2)

ANEG_DEVID1

Reset Value

PHY Identifier 1 (Register 7.2)

C133_H



Field	Bits	Type	Description
OUI	15:0	RO	Organizationally Unique Identifier

PHY Identifier 2 (Register 7.3)

Organizationally Unique Identifier


IEEE Standard Register=7.3

ANEG_DEVID2

PHY Identifier 2 (Register 7.3)

Reset Value

5400_H



Field	Bits	Type	Description
OUI	15:10	RO	Organizationally Unique Identifier
LDN	9:4	RO	Device Number Specifies the device number ¹⁾ to distinguish between several products.
LDRN	3:0	RO	Device Number Specifies the device revision number ¹⁾ to distinguish between several versions of this device

1) For the device specific reset value, refer to Product Naming table in the [Package Outline](#) chapter.

Device in Package 1 (Register 7.5)


IEEE Standard Register=7.5

ANEG_DIP1

Device in Package 1 (Register 7.5)

Reset Value

008B_H



Field	Bits	Type	Description
RES	15:12	RO	Reserved Ignore on Read
PMA4	11	RO	Separate PMA4 present in package 0 _B ABSENT Separate PMA4 not present in package 1 _B PRESENT Separate PMA4 present in package
PMA3	10	RO	Separate PMA3 present in package 0 _B ABSENT Separate PMA3 not present in package 1 _B PRESENT Separate PMA3 present in package

Field	Bits	Type	Description
VSPEC2	15	RO	Vendor Specific Device 2 present in package 0 _B ABSENT Vendor Specific Device 2 not present in package 1 _B PRESENT Vendor Specific Device 2 present in package
VSPEC1	14	RO	Vendor Specific Device 1 present in package 0 _B ABSENT Vendor Specific Device 1 not present in package 1 _B PRESENT Vendor Specific Device 1 present in package
CL22EXT	13	RO	Clause 22 extension present in package 0 _B ABSENT Clause 22 extension not present in package 1 _B PRESENT Clause 22 extension present in package
RES	12:0	RO	Reserved Ignore on read

AN package identifier (Register 7.14)


IEEE Standard Register=7.14

ANEG_PACKID1

AN package identifier (Register 7.14)

Reset Value

C133_H



Field	Bits	Type	Description
OUI	15:0	RO	Organizationally Unique Identifier Organizationally Unique Identifier Bits 3:18

AN package identifier (Register 7.15)


IEEE Standard Register=7.15

ANEG_PACKID2

AN package identifier (Register 7.15)

Reset Value

5400_H



Field	Bits	Type	Description
OUI	15:10	RO	Organizationally Unique Identifier Bits 19:24
LDN	9:4	RO	Device Number Specifies the device number ¹⁾ to distinguish between several products.

Field	Bits	Type	Description (cont'd)
LDRN	3:0	RO	Device Number Specifies the device revision number ¹⁾ to distinguish between several versions of this device

1) For the device specific reset value, refer to Product Naming table in the [Package Outline](#) chapter.

ANEG Adv. for GPY (Register 7.16)

This register is a copy of the Auto-Negotiation advertisement register (Register 4). A read to the AN advertisement register (7.16) reports the value of the Auto-Negotiation advertisement register (Register 4); writes to the AN advertisement register (7.16) cause a write to occur to the Auto-Negotiation advertisement register (Register 4).
 IEEE Standard Register=7.16

ANEG_ADV

Reset Value

ANEG Adv. for GPY (Register 7.16)

91E1_H

15	14	13	12	11		5	4		0
NP	RES	RF	XNP		TAF			SF	
rw	ro	rw	rw		rw			rw	

Field	Bits	Type	Description
NP	15	RW	Next Page Able 0 _B INACTIVE No Next page allowed 1 _B ACTIVE Additional Next Page will follow.
RES	14	RO	Reserved Write as zero, ignore on read.
RF	13	RW	Remote Fault The remote fault bit allows indication of a fault to the link partner. See IEEE 802.3 28.2.1.2.4.
XNP	12	RW	Indicates that GPY supports transmission of Extended Next Pages 0 _B UNABLE GPY is XNP unable 1 _B ABLE GPY is XNP able
TAF	11:5	RW	Technology Ability Field The technology ability field is an 8-bit wide field containing information indicating supported technologies. GPY supports 10BASE-T (Half and Full Duplex), 100BASE-TX (Half and Full Duplex) and both symmetric and asymmetric PAUSE. 40 _H PS_ASYM Advertise asymmetric pause 20 _H PS_SYM Advertise symmetric pause 10 _H DBT4 Advertise 100BASE-T4 08 _H DBT_FDX Advertise 100BASE-TX full duplex 04 _H DBT_HDX Advertise 100BASE-TX half duplex 02 _H XBT_FDX Advertise 10BASE-T full duplex 01 _H XBT_HDX Advertise 10BASE-T half duplex

Field	Bits	Type	Description (cont'd)
SF	4:0	RW	Selector Field This field is always set to 1 because GPY only supports 802.3 Ethernet standard. 00001 _B IEEE8023 IEEE802.3 Select the IEEE 802.3 technology

AN Link Partner Base Page Ability (Register 7.19)

Register 7.19 is a copy of register 5 from Clause 28. It contains the Base Page received from the link partner.

All of the bits in the AN LP Base Page ability register are read only.

IEEE Standard Register=7.19

ANEG_LP_BP_AB

AN Link Partner Base Page Ability (Register 7.19)

Reset Value

01E0_H

15	14	13	12	11		5	4		0
NP	ACK	RF	XNP		TAF			SF	
ro	ro	ro	ro		rw			ro	

Field	Bits	Type	Description
NP	15	RO	Link Partner Next Page Next page request indication from the link partner. See IEEE 802.3 28.2.1.2.6. 0 _B INACTIVE No Next Page to Follow 1 _B ACTIVE Additional Next Page will follow
ACK	14	RO	Link Partner Acknowledge Acknowledgement indication from the link partner's link code word. See IEEE 802.3 28.2.1.2.5. 0 _B INACTIVE Device did not successfully receive its Link Partner's LCW 1 _B ACTIVE The device has successfully received its link partner's link code word
RF	13	RO	Link Partner Remote Fault Remote fault indication from the link partner. See IEEE 802.3 28.2.1.2.4. 0 _B NONE Remote fault is not indicated by the link partner 1 _B FAULT Remote fault is indicated by the link partner
XNP	12	RO	Link Partner XNP Ability 0 _B UNABLE Link Partner is not XNP able 1 _B ABLE Link Partner is XNP able

ANEG Local Dev XNP TX1 (Register 7.22)

Reset Value

0000_H

Field	Bits	Type	Description
NP	15	RW	<p>Next Page When NP bit is set, the GPY requests to transmit one additional page. Next Page transmission ends when both ends of a link segment set their Next Page bits to logic zero, indicating that neither has anything additional to transmit. See IEEE 802.3 28.2.3.4.</p> <p>0_B INACTIVE No Next Page to Follow 1_B ACTIVE Additional next page(s) will follow</p>
RES	14	RO	<p>Reserved Write as zero, ignore on read.</p>

Field	Bits	Type	Description (cont'd)
MP	13	RW	Message Page Message Page (MP) is used by the Next Page function to differentiate a Message Page from an Unformatted Page. Only message pages are used by GPY. 0 _B UNFOR Unformatted Page 1 _B MESSG Message Page
ACK2	12	RW	Acknowledge 2 Not used during GPY auto negotiation. 0 _B INACTIVE Device cannot comply with message 1 _B ACTIVE Device will comply with message
TOGG	11	RO	Toggle The Toggle bit is used to ensure proper synchronization between the GPY and the Link Partner. See IEEE 802.3 28.2.3.4. 0 _B ZERO Previous value of the Tx LCW was ONE 1 _B ONE Previous value of the Tx LCW was ZERO
MCF	10:0	RW	Message Code Field When Message Page bit is set to 1 (7.16.1), this field is the Message Code Field of a message page used in Next Page exchange. The message codes are described in IEEE 802.3 Appendix 28C. It is used to indicate the type of message in UCF1 and UCF2. 0x0 = Reserved 0x1 = Null message 0x2 = One Unformatted Page (UP) with TAF follows 0x3 = Two UPs with TAF follows 0x4 = Remote fault details message 0x5 = OUI message 0x6 = PHY ID message 0x7 = 100BASE-T2 message 0x8 = 1000BASE-T message 0x9 = MULTIGBASE-T message 0xA = EEE technology capability follows in next UP 0xB = OUI XNP

ANEG Local Dev XNP TX2 (Register 7.23)

Unformatted Code field 1 contains Seed information and advertises support of 1GBT full duplex and half duplex.

See 28.2.3.4

IEEE Standard Register=7.23

ANEG_XNP_TX2 **Reset Value**
0000_H

ANEG Local Dev XNP TX2 (Register 7.23)

15 0

UCF1

rw

Field	Bits	Type	Description
UCF1	15:0	RW	Unformatted Code Field 1 Transmits Master-Slave Seed bit to facilitate Auto-negotiation resolution, port type and duplex capability.

ANEG Local Dev XNP TX3 (Register 7.24)

Unformatted Code field 2 - Register 7.24

See 28.2.3.4


IEEE Standard Register=7.24

ANEG_XNP_TX3

Reset Value

ANEG Local Dev XNP TX3 (Register 7.24)

0000_H



Field	Bits	Type	Description
UCF2	15:0	RO	Unformatted Code Field 2

ANEG Link Partner XNP RX (Register 7.25)


IEEE Standard Register=7.25

ANEG_LP_XNP_AB1

Reset Value

ANEG Link Partner XNP RX (Register 7.25)

0000_H



Field	Bits	Type	Description
NP	15	RO	Link Partner Next Page See 28.2.3.4.3 Next Page (NP) is used by the Next Page function to indicate whether or not this is the last Next Page to be transmitted. 0 _B INACTIVE Last Page 1 _B ACTIVE Additional next page(s) will follow
ACK	14	RO	Link Partner Acknowledge As defined in 28.2.1.2.5. Acknowledge (Ack) is used by the Auto-Negotiation function to indicate that GPY has successfully received its Link Partner's link codeword.

Field	Bits	Type	Description (cont'd)
MP	13	RO	Link Partner Message Page Indicates that the content of MCF is either an unformatted page or a formatted message. See IEEE 802.3 28.2.3.4. 0 _B UNFOR Unformatted Page 1 _B MESSG Message Page
ACK2	12	RO	Link Partner Acknowledge 2 See IEEE 802.3 28.2.3.4. 0 _B INACTIVE Device cannot comply with message 1 _B ACTIVE Device will comply with message
TOGG	11	RO	Link Partner Toggle See IEEE 802.3 28.2.3.4. Set to the opposite of TOGG bit in previous page. 0 _B ZERO Previous value of the TX LCW was ONE 1 _B ONE Previous value of the TX LCW was ZERO
MCF	10:0	RO	Link Partner Message Code Field Indicate the type of Message Code. See IEEE 802.3 28.2.3.4 009 _H MC_2G5BT Message Code for 2G5BT

ANEG Link Partner XNP RX (Register 7.26)


IEEE Standard Register=7.26

ANEG_LP_XNP_AB2

Reset Value

ANEG Link Partner XNP RX (Register 7.26)

0000_H



Field	Bits	Type	Description
UCF1	15:0	RO	Unformatted Code Field 1 See 28.2.3.4

ANEG Link Partner XNP RX (Register 7.27)


IEEE Standard Register=7.27

ANEG_LP_XNP_AB3

ANEG Link Partner XNP RX (Register 7.27)

Reset Value

0000_H



Field	Bits	Type	Description
UCF2	15:0	RO	Unformatted Code Field 2 See 28.2.3.4

MULTI GBT AN Control Register (Register 7.32)

Advertise the GPY Capabilities


IEEE Standard Register=7.32

ANEG_MGBT_AN_CTRL

MULTI GBT AN Control Register (Register 7.32)

Reset Value

0002_H



Field	Bits	Type	Description
MS_MAN_EN	15	RW	Master Slave Config Manual Config Enable 0 _B ANEG ANEG is used to determine Master-Slave selection 1 _B MAN Manual Config, MSCV bit determines Master-Slave
MSCV	14	RW	Master Slave Config Value 0 _B SLAVE Manual set to SLAVE 1 _B MASTER Manual set to MASTER
PT	13	RW	Port Type 0 _B MASTER Preference as Master - Single Port Device 1 _B SLAVE Preference as Slave - Multiport Device
AB_10GBT	12	RO	10GBASE-T Ability Not Supported - always 0
RES2	11:9	RO	Reserved Value always zero, writes ignored.

EEE Advertisement 2 (Register 7.62)

EEE advertisement 2 register is a continuation of EEE advertisement 1 register.


IEEE Standard Register=7.62

ANEG_EEE_AN_ADV2

Reset Value

EEE Advertisement 2 (Register 7.62)

0000_H



Field	Bits	Type	Description
RES	15:1	RO	Reserved
EEE2G5	0	RW	Advertise 2G5BT EEE capability 0 _B DISABLED This PHY mode does not advertise 2G5BT EEE 1 _B ENABLE This PHY mode does advertise 2G5BT EEE

EEE Link Partner Ability 2 (Register 7.63)

When the AN and training processes is completed, this register reflects the contents of the link partner's EEE advertisement 2 register.

IEEE Standard Register=7.63


All of the bits in the EEE LP ability 2 register are read-only. A write to the EEE LP ability 2 register will have no effect.

ANEG_EEE_LP_AB2

Reset Value

EEE Link Partner Ability 2 (Register 7.63)

0001_H



Field	Bits	Type	Description
RES	15:1	RO	Reserved
EEE2G5	0	RO	Link Partner advertised 2G5BT EEE capability 0 _B DISABLED LP not 2G5BT EEE capable 1 _B ENABLE LP 2G5BT EEE capable

6.4 Vendor Specific 1 Device for MMD=0x1E

This register file contains GPY specific register for MMD=30 (decimal)

Table 23 Registers Overview

Register Short Name	Register Long Name	Reset Value
VSPEC1_LED0	Configuration for LED Pin 0 (Register 30.1)	0330 _H
VSPEC1_LED1	Configuration for LED Pin 1 (Register 30.2)	0340 _H
VSPEC1_LED2	Configuration for LED Pin 2 (Register 30.3)	0380 _H
VSPEC1_MBOX_CMD	Mailbox CMD type (Register 30.7)	0000 _H
VSPEC1_SGMII_CTRL	Chip Level SGMII control register (Register 30.8)	34DA _H
VSPEC1_SGMII_STAT	Chip Level SGMII status register (Register 30.9)	0008 _H
VSPEC1_NBT_DS_CTRL	NBASE-T Downshift Control Register (Register 30.10)	0400 _H
VSPEC1_NBT_DS_STA	NBASE-T Downshift Status Register (Register 30.11)	0000 _H
VSPEC1_PM_CTRL	Packet Manager Control (Register 30.12)	2083 _H
VSPEC1_MBOX_DATA_HIGH	Data for Mailbox (Register 30.13)	EEEE _H
VSPEC1_TEMP_STA	Temperature code (Register 30.14)	0000 _H
VSPEC1_LANE_ASP_MAP	ASP Mapping to Physical Lanes (Register 30.20)	00E4 _H

6.4.1 Vendor Specific 1 Device for MMD=0x1E

This section describes all registers of VSPEC1 in detail.

Configuration for LED Pin 0 (Register 30.1)

This register configures the behavior of the LED0 depending on pre-defined states or events the PHY has entered into or raised. Since more than one event/state can be active at the same time, more than one function might apply simultaneously. The priority from highest to lowest is given by the order PULSE, BLINKS, BLINKF, CON.

IEEE Standard Register=30.1

VSPEC1_LED0	Reset Value
Configuration for LED Pin 0 (Register 30.1)	0310 _H
<div> <div>15</div> <div>12</div> <div>11</div> <div>8</div> <div>7</div> <div>4</div> <div>3</div> <div>0</div> </div> <div> <div>BLINKS</div> <div>PULSE</div> <div>CON</div> <div>BLINKF</div> </div> <div> <div>rw</div> <div>rw</div> <div>rw</div> <div>rw</div> </div>	

Field	Bits	Type	Description
BLINKS	15:12	RW	Slow Blinking Configuration The Blink-S field selects in which PHY states the LED blinks with the pre-defined slow frequency. Each bit mask indicates a link speed. Combinations of the bit mask below can be used to provide a combination of link speed states to enable the behavior. 0000 _B NONE Not Active 0001 _B LINK10 Blink when Link is 10 Mbit/s 0010 _B LINK100 Blink when Link is 100 Mbit/s 0100 _B LINK1000 Blink when Link is 1000 Mbit/s 1000 _B LINK2500 Blink when Link is 2500 Mbit/s
PULSE	11:8	RW	Pulsing Configuration The pulse field is a mask field in which certain events can be combined, e.g. TXACT RXACT, to generate a pulse on the LED when such an event is detected. 0000 _B NONE No pulsing 0001 _B TXACT Transmit activity 0010 _B RXACT Receive activity 0100 _B COL Collision 1000 _B NO_CON Constant ON behavior is switched off
CON	7:4	RW	Constant On Configuration The Constant-ON field selects in which PHY states the LED is constantly on. Each bit mask indicates a link speed. Combinations of the bit mask below can be used to provide a combination of link speed states to enable the behavior. 0000 _B NONE Not Active 0001 _B LINK10 On when Link is 10 Mbit/s 0010 _B LINK100 On when Link is 100 Mbit/s 0100 _B LINK1000 On when Link is 1000 Mbit/s 1000 _B LINK2500 On when Link is 2500 Mbit/s
BLINKF	3:0	RW	Fast Blinking Configuration The Blink-F Field selects in which PHY states the LED blinks with the pre-defined fast frequency. Each bit mask indicates a link speed. Combinations of the bit mask below can be used to provide a combination of link speed states to enable the behavior. 0000 _B NONE No Active 0001 _B LINK10 Blink when Link is 10 Mbit/s 0010 _B LINK100 Blink when Link is 100 Mbit/s 0100 _B LINK1000 Blink when Link is 1000 Mbit/s 1000 _B LINK2500 Blink when Link is 2500 Mbit/s

Configuration for LED Pin 1 (Register 30.2)

Configuration Register for LED Pin 1

IEEE Standard Register=30.2

VSPEC1_LED1

Reset Value

Configuration for LED Pin 1 (Register 30.2)

0320_H

15	12	11	8	7	4	3	0	
BLINKS				PULSE		CON		BLINKF
rw				rw		rw		rw

Field	Bits	Type	Description
BLINKS	15:12	RW	Slow Blinking Configuration The Blink-S field selects in which PHY states the LED blinks with the pre-defined slow frequency. Each bit mask indicates a link speed. Combinations of the bit mask below can be used to provide a combination of link speed states to enable the behavior. 0000 _B NONE Not Active 0001 _B LINK10 Blink when Link is 10 Mbit/s 0010 _B LINK100 Blink when Link is 100 Mbit/s 0100 _B LINK1000 Blink when Link is 1000 Mbit/s 1000 _B LINK2500 Blink when Link is 2500 Mbit/s
PULSE	11:8	RW	Pulsing Configuration The pulse field is a mask field by which certain events can be combined, e.g. TXACT RXACT, to generate a pulse on the LED when such an event is detected. 0000 _B NONE No pulsing 0001 _B TXACT Transmit activity 0010 _B RXACT Receive activity 0100 _B COL Collision 1000 _B NO_CON Constant ON behavior is switched off
CON	7:4	RW	Constant On Configuration The Constant-ON field selects in which PHY states the LED is constantly on. Each bit mask indicates a link speed. Combinations of the bit mask below can be used to provide a combination of link speed states to enable the behavior. 0000 _B NONE Not Active 0001 _B LINK10 On when Link is 10 Mbit/s 0010 _B LINK100 On when Link is 100 Mbit/s 0100 _B LINK1000 On when Link is 1000 Mbit/s 1000 _B LINK2500 On when Link is 2500 Mbit/s

Field	Bits	Type	Description (cont'd)
BLINKF	3:0	RW	Fast Blinking Configuration The Blink-F Field selects in which PHY states the LED blinks with the pre-defined fast frequency. Each bit mask indicates a link speed. Combinations of the bit mask below can be used to provide a combination of link speed states to enable the behavior. 0000 _B NONE Not Active 0001 _B LINK10 Blink when Link is 10 Mbit/s 0010 _B LINK100 Blink when Link is 100 Mbit/s 0100 _B LINK1000 Blink when Link is 1000 Mbit/s 1000 _B LINK2500 Blink when Link is 2500 Mbit/s

Configuration for LED Pin 2 (Register 30.3)

Configuration Register for LED Pin 2

IEEE Standard Register=30.3

VSPEC1_LED2

Reset Value

Configuration for LED Pin 2 (Register 30.3)

0340_H

15	12	11	8	7	4	3	0
BLINKS		PULSE		CON		BLINKF	
rw		rw		rw		rw	

Field	Bits	Type	Description
BLINKS	15:12	RW	Slow Blinking Configuration The Blink-S field selects in which PHY states the LED blinks with the pre-defined slow frequency. Each bit mask indicates a link speed. Combinations of the bit mask below can be used to provide combination of link speed states to enable the behavior. 0000 _B NONE Not Active 0001 _B LINK10 Blink when Link is 10 Mbit/s 0010 _B LINK100 Blink when Link is 100 Mbit/s 0100 _B LINK1000 Blink when Link is 1000 Mbit/s 1000 _B LINK2500 Blink when Link is 2500 Mbit/s
PULSE	11:8	RW	Pulsing Configuration The pulse field is a mask field by which certain events can be combined, e.g. TXACT RXACT, to generate a pulse on the LED when such an event is detected. 0000 _B NONE No pulsing 0001 _B TXACT Transmit activity 0010 _B RXACT Receive activity 0100 _B COL Collision 1000 _B NO_CON Constant ON behavior is switched off

Field	Bits	Type	Description (cont'd)
CON	7:4	RW	<p>Constant On Configuration</p> <p>The Constant-ON field selects in which PHY states the LED is constantly on. Each bit mask indicates a link speed. Combinations of the bit mask below can be used to provide combination of link speed states to enable the behavior.</p> <p>0000_BNONE Not Active</p> <p>0001_BLINK10 On when Link is 10 Mbit/s</p> <p>0010_BLINK100 On when Link is 100 Mbit/s</p> <p>0100_BLINK1000 On when Link is 1000 Mbit/s</p> <p>1000_BLINK2500 On when Link is 2500 Mbit/s</p>
BLINKF	3:0	RW	<p>Fast Blinking Configuration</p> <p>The Blink-F Field selects in which PHY states the LED blinks with the pre-defined fast frequency. Each bit mask indicates a link speed. Combinations of the bit mask below can be used to provide a combination of link speed states to enable the behavior.</p> <p>0000_BNONE Not Active</p> <p>0001_BLINK10 Blink when Link is 10 Mbit/s</p> <p>0010_BLINK100 Blink when Link is 100 Mbit/s</p> <p>0100_BLINK1000 Blink when Link is 1000 Mbit/s</p> <p>1000_BLINK2500 Blink when Link is 2500 Mbit/s</p>

Mailbox CMD type (Register 30.7)

This triggers the firmware to execute the mailbox command.

IEEE Standard Register=30.7

VSPEC1_MBOX_CMD

Mailbox CMD type (Register 30.7)

Reset Value

0000_H

Field	Bits	Type	Description
CMD	15:0	RW	<p>MBOX Command type</p> <p>To trigger a mailbox command or to use as a data input.</p> <p>0900_HPATCH_REQ_FAST_SRAM STA sends request to GPY to enter SRAM PROGRAM Mode</p> <p>In SRAM PROGRAM Mode, data writes to SRAM are accepted. Each 16 bit SRAM write sequence uses VSPEC1_MBOX_CMD. After receiving the PATCH_REQ_FAST_SRAM, the VSPEC1_MBOX_CMD is re-purposed into a data write, post-increment. Destination address need not be specified. SRAM PROGRAM Mode can be exited by receiving a STD_CTRL.RST or HRSTN to abort.</p> <p>Others: Reserved.</p>

Chip Level SGMII control register (Register 30.8)

SGMII control register to set up SGMII modes.

IEEE Standard Register=30.8

VSPEC1_SGMII_CTRL

Reset Value

Chip Level SGMII control register (Register 30.8)

34DA_H

15	14	13	12	11	10	9	8	7	6	5	4	2	1	0
RST	LB	Res	ANEN	PD	RXINV	Res		EEE_CAP	Res	Res	Res		ANMODE	
rw	rw		rw	rw	rw			rw		rw				rw

Field	Bits	Type	Description
RST	15	RW	Reset SGMII SGMII reset 0 _B NORM Normal Operation SGMII 1 _B RST Reset SGMII
LB	14	RW	Loopback SGMII loopback 0 _B OFF SGMII Loopback is disabled 1 _B ON SGMII Loopback Enabled
ANEN	12	RW	ANEG Enable If bit 12 is set to a logic one, ANMODE field determines the Auto-Negotiation protocol. If bit 12 is cleared to a logic zero, speed is set to maximum in full duplex mode. Once the TPI link is up, the SGMII speed is automatically forced to match the TPI speed. 0 _B OFF SGMII ANEG DisabledSpeed is set to maximum in full duplex mode until TPI is linkup. 1 _B ON SGMII ANEG EnabledThe negotiation style is configured by the field ANMODE
PD	11	RW	Power Down SGMII Power Down 0 _B OFF Normal Operation SGMII 1 _B ON SGMII Power Down. In this state, other bits on VSPEC1_SGMII_CTRL register has no effect.
RXINV	10	RW	Inversion of RX0_M and RX0_P The purpose of inverting RxM and RxP is to simplify PCB layout (not crossing of lanes, allows 1 layer) 0 _B NORMAL No Inversion Pin 20 is RX0_P, pin 19 is RX0_M 1 _B INVERT Invert RX SGMII Pin 20 is RX0_M, pin 19 is RX0_P
EEE_CAP	7	RW	EEE SGMII ANEG EEE SGMII Capability is advertised in ANEG Used only when ANMODE = AN_CIS_PHY 0 _B OFF EEE is not advertised 1 _B ON EEE is advertised

Field	Bits	Type	Description (cont'd)
ANMODE	1:0	rw	SGMII ANEG Mode Defines the type of ANEG protocol when ANEG is enabled 00 _B RES Reserved. Do not use, will default to AN_CIS_PHY 01 _B AN_1000BX IEEE 1000Bx SGMII ANEG Clause 37 SGMII 1000Bx ANEG is used 10 _B AN_CIS_PHY CISCO SGMII ANEG mode with GPY acting as a PHYANEG is done as defined by CISCO SGMII standard, as a PHY-side SGMII. This is the default configuration. 11 _B AN_CIS_MAC CISCO SGMII ANEG mode with GPY acting as a MACANEG is done as defined by CISCO SGMII standard, as a MAC-side SGMII.

Chip Level SGMII status register (Register 30.9)

SGMII Status register.

All of the bits in the Status register are read only, a write has no effect.

IEEE Standard Register=30.9

VSPEC1_SGMII_STAT
Reset Value
Chip Level SGMII status register (Register 30.9)
0008_H

15	14					8	7	6	5	4	3	2	1	0
RES				Res			RES	Res	ANOK	RF	ANAB	LS		DR
ro							ro		ro	rolh	ro	roll		ro

Field	Bits	Type	Description
RES	7	RO	Reserved Ignore when read.
ANOK	5	RO	Auto-Negotiation Completed Indicates whether the auto-negotiation process is completed or not. 0 _B RUNNING Auto-negotiation process is in progress or not started 1 _B COMPLETED Auto-negotiation process is completed
RF	4	ROLH	Remote Fault Indicates the detection of a remote fault event. 0 _B INACTIVE No remote fault condition detected 1 _B ACTIVE Remote fault condition detected
ANAB	3	RO	Auto-Negotiation Ability Specifies the auto-negotiation ability. 0 _B DISABLED PHY is not able to perform auto-negotiation 1 _B ENABLED PHY is able to perform auto-negotiation

Field	Bits	Type	Description (cont'd)
LS	2	ROLL	Link Status Indicates the link status of the SGMII 0 _B INACTIVE The link is down. No communication with link partner possible. 1 _B ACTIVE The link is up. Data communication with link partner is possible.
DR	1:0	RO	SGMII Data Rate This field indicates the operating data rate of SGMII when link is up 00 _B DR_10 SGMII link rate is 10 Mbit/s 01 _B DR_100 SGMII link rate is 100 Mbit/s 10 _B DR_1G SGMII link rate is 1000 Mbit/s 11 _B RES Reserved

NBASE-T Downshift Control Register (Register 30.10)

IEEE Standard Register=30.10

VSPEC1_NBT_DS_CTRL
Reset Value
NBASE-T Downshift Control Register (Register 30.10)
0400_H

15	8	7	6	2	1	0		
NRG_RST_CNT				FORCE_R*	DOWNSHIFT_THR		DOWNSHI*	NO_NRG_*
rw				rw	rw		rw	rw

Field	Bits	Type	Description
NRG_RST_CNT	15:8	RW	Timer to Reset the Downshift process If energy is zero for a duration equal to NRG_RST_CNT units approximately, then resets the ANEG advertised capabilities to the maximum GPY capabilities. One NRG_RST_CNT unit is a random value between 2.4 seconds and 4 seconds. When NRG_RST_CNT is lower than 2, the ADS feature cannot be enabled. Default is 4 units. <i>Note: This timer only takes effect when NO_NRG_RST is set.</i>
FORCE_RST	7	RW	Force Reset of Downshift Process Setting this bit to 1 immediately resets the ANEG advertised capabilities to the maximum GPY capabilities.
DOWNSHIFT_THR	6:2	RW	NBASE-T Downshift Training Counter Threshold dsh_thr variable in NBASE-T specification Counter from 0 to 15 implemented on 4 bits controlling the number of training cycles allowed for linkup, otherwise downshift
DOWNSHIFT_EN	1	RW	NBASE-T Downshift Enable dsh_en variable in NBASE-T specification 0 _B DISABLE Disable NBT downshift 1 _B ENABLE Enable NBT downshift

Field	Bits	Type	Description
MDIO_VOL	14	RW	MDIO Voltage Configure the voltage level on the MDIO, MDC, and MDINT pins. 0 _B NORMAL 3.3 V 1 _B LOW 1.8 V
SI	12	RW	Super Isolate Use in Super Isolate mode. Forces the device into a power down state by pin strapping (SLEEP) in which power consumption is the bare minimum required to still maintain the MII management interface communication. When activating the power down functionality, the PHY terminates active data links. The MII interface is also stopped in power down mode. See also IEEE 802.3 22.2.4.1.5. The SI bit is only used to release the device from Super Isolate mode. Entering Super Isolate mode can only be activated by pin strapping at power up. 0 _B NORMAL Normal operational mode 1 _B SUPER_ISOLATE Super Isolate mode
PM_EN	0	RW	Enable Packet Manager Enable LPI generation within the GPY Packet Manager on GPY supports the Smart AZ feature. 0 _B DISABLE Disable PM is bypassed 1 _B ENABLE Enable

Data for Mailbox (Register 30.13)

This register provides the status information for the mailbox command process.


IEEE Standard Register=30.13

VSPEC1_MBOX_DATA_HIGH

Reset Value


Data for Mailbox (Register 30.13)

EEEE_H



Field	Bits	Type	Description
DATA	15:0	RW	Mailbox Data Data Read by the MBOX transaction.


IEEE Standard Register=30.14

0000_H

Field	Bits	Type	Description
TEMP_DATA	9:0	RO	<p>Code for Junction Temperature</p> <p>This code can be converted to Temperature in Celsius Degrees by the GPY API driver. The STA is expected to take thermal mitigation measures when the junction temperature exceeds Normal Operating Range.</p> <p>The code is invalid when the value is 0x0000.</p> <p>Conversion formula: $T \text{ in Celsius} = (-2.5761E-11) \cdot N^4 + (9.7332E-8) \cdot N^3 + (-1.9165E-04) \cdot N^2 + (3.0762E-1) \cdot N + (-5.2156E+1)$, with N = decimal value of the code TEMP_DATA</p> <p>For Tj = -40 deg C, TEMP_DATA = 40.5 (decimal)</p> <p>For Tj = +125 degC, TEMP_DATA = 912 (decimal)</p>

IEEE Standard Register=30.20

00E4_H



Field	Bits	Type	Description
LANE_D	7:6	RW	Map Physical Lane-D to the ASP 00 _B ASPA Map Physical Lane-D to the ASP-A 01 _B ASPB Map Physical Lane-D to the ASP-B 10 _B ASPC Map Physical Lane-D to the ASP-C 11 _B ASPD Map Physical Lane-D to the ASP-D

Field	Bits	Type	Description (cont'd)
LANE_C	5:4	RW	Map Physical Lane-C to the ASP 00 _B ASPA Map Physical Lane-C to the ASP-A 01 _B ASPB Map Physical Lane-C to the ASP-B 10 _B ASPC Map Physical Lane-C to the ASP-C 11 _B ASPD Map Physical Lane-C to the ASP-D
LANE_B	3:2	RW	Map Physical Lane-B to the ASP 00 _B ASPA Map Physical Lane-B to the ASP-A 01 _B ASPB Map Physical Lane-B to the ASP-B 10 _B ASPC Map Physical Lane-B to the ASP-C 11 _B ASPD Map Physical Lane-B to the ASP-D
LANE_A	1:0	RW	Map Physical Lane-A to the ASP 00 _B ASPA Map Physical Lane-A to the ASP-A 01 _B ASPB Map Physical Lane-A to the ASP-B 10 _B ASPC Map Physical Lane-A to the ASP-C 11 _B ASPD Map Physical Lane-A to the ASP-D

Wake-On-LAN Address Byte 0 and 1 (Register 31.3592)

Wake-on-LAN Address Byte 0 and 1. Redirected to PCS_PDI_WOL_AD01


IEEE Standard Register=31.3592

VPSPEC2_WOL_AD01

Reset Value

Wake-On-LAN Address Byte 0 and 1 (Register 31.3592)

0000_H



Field	Bits	Type	Description
AD1	15:8	RW	Address Byte 1 Defines byte 1 of the WoL-designated MAC address to which the PHY is sensitive.
AD0	7:0	RW	Address Byte 0 Defines byte 0 of the WoL-designated MAC address to which the PHY is sensitive.

Wake-on-LAN Address Byte 2 and 3 (Register 31.3593)

Wake-On-LAN Address Byte 2 and 3. Redirected to PCS_PDI_WOL_AD23


IEEE Standard Register=31.3593

VPSPEC2_WOL_AD23

Reset Value

Wake-on-LAN Address Byte 2 and 3 (Register 31.3593)

0000_H



Field	Bits	Type	Description
AD3	15:8	RW	Address Byte 3 Defines byte 3 of the WoL-designated MAC address to which the PHY is sensitive.
AD2	7:0	RW	Address Byte 2 Defines byte 2 of the WoL-designated MAC address to which the PHY is sensitive.

Wake-On-LAN Address Byte 4 and 5 (Register 31.3594)

Wake-On-LAN Address Byte 4 and 5. Redirected to PCS_PDI_WOL_AD45


IEEE Standard Register=31.3594

VPSPEC2_WOL_AD45

Reset Value

Wake-On-LAN Address Byte 4 and 5 (Register 31.3594)

0000_H



Field	Bits	Type	Description
AD5	15:8	RW	Address Byte 5 Defines byte 5 of the WoL-designated MAC address to which the PHY is sensitive.
AD4	7:0	RW	Address Byte 4 Defines byte 4 of the WoL-designated MAC address to which the PHY is sensitive.

Wake-On-LAN SecureON Password Byte 0 (Register 31.3595)

Wake-on-LAN SecureON Password Byte 0. Redirected to PCS_PDI_WOL_PWD01


IEEE Standard Register=31.3595

VPSPEC2_WOL_PW01

Reset Value

Wake-On-LAN SecureON Password Byte 0 (Register 31.3595)

0000_H



Field	Bits	Type	Description
PW1	15:8	RW	SecureON Password Byte 1 Defines byte 1 of the WoL-designated SecureON password to which the PHY is sensitive.
PW0	7:0	RW	SecureON Password Byte 0 Defines byte 0 of the WoL-designated SecureON password to which the PHY is sensitive.

Wake-on-LAN SecureON Password Byte 2 and 3 (Register 31.3596)

Wake-On-LAN SecureON Password Byte 2 and 3. Redirected to PCS_PDI_WOL_PWD23


IEEE Standard Register=31.3596

VPSPEC2_WOL_PW23

Reset Value

Wake-on-LAN SecureON Password Byte 2 and 3 (Register 31.3596)

0000_H



Field	Bits	Type	Description
PW3	15:8	RW	SecureON Password Byte 3 Defines byte 3 of the WoL-designated SecureON password to which the PHY is sensitive.
PW2	7:0	RW	SecureON Password Byte 2 Defines byte 2 of the WoL-designated SecureON password to which the PHY is sensitive.

Wake-on-LAN SecureON Password Byte 4 and 5 (Register 31.3597)

Wake-on-LAN SecureON Password Byte 4 and 5. Redirected to PCS_PDI_WOL_PWD45


IEEE Standard Register=31.3597

VPSPEC2_WOL_PW45

Reset Value

Wake-on-LAN SecureON Password Byte 4 and 5 (Register 31.3597)

0000_H



Field	Bits	Type	Description
PW5	15:8	RW	SecureON Password Byte 5 Defines byte 5 of the WoL-designated SecureON password to which the PHY is sensitive.
PW4	7:0	RW	SecureON Password Byte 4 Defines byte 4 of the WoL-designated SecureON password to which the PHY is sensitive.

7 Electrical Characteristics

This chapter defines the electrical characteristics of the MxL86112C.

7.1 Absolute Maximum Ratings

Table 25 shows the absolute maximum ratings for the MxL86112C.

Table 25 Absolute Maximum Ratings

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Storage Temperature Limits	T_{STG}	-55.0	–	125.0	°C	–
Soldering Temperature	T_{SOL}	–	–	260.0	°C	Compliance with Pb free re-flow soldering profile as J-STD-020D
Moisture Level 3 Temperature Limits	T_{ML3}	–	–	260.0	°C	According to IPS J-STD 020
Absolute Junction Temperature	T_{JABS}	0		125	°C	Thermal solution must ensure that T_J never exceeds T_{JABS} . The chip resets the device when $T_J > T_{JABS}$ to prevent any damage to occur.
DC Voltage Limits on VDDP3V3 Pins	V_{DDP3V3}	-0.5	–	+3.63	V	V_{HIGH} supply
DC Voltage Limits on VDDP Pin when the maximum voltage level of 3.3 V is used on MDC, MDIO, and MDINT pins	V_{DDP}	-0.5	–	+3.63	V	V_{HIGH} supply
DC Voltage Limits on VDDP Pin when the maximum voltage level of 1.8 V is used on MDC, MDIO, and MDINT pins	V_{DDP}	-0.5	–	+1.98	V	1.8 V supply dedicated to MDIO pins in lower mode
DC Voltage Limits on VPH Pin	V_{PH}	-0.5	–	+3.63	V	V_{HIGH} supply
DC Voltage Limits on VP Pin	V_P	-0.5	–	+1.05	V	V_{LOW} supply
DC Voltage Limits on VDDA3V3 Pins	V_{DDA3V3}	-0.5	–	+3.63	V	V_{HIGH} supply
DC Voltage Limits on VDDA3V3XO Pin	$V_{DDA3V3XO}$	-0.5	–	+3.63	V	V_{HIGH} supply
DC Voltage Limits on VDDA0V9 Pins	V_{DDA0V9}	-0.5	–	+1.05	V	V_{LOW} supply
DC Voltage Limits on VDD Pins	V_{DD}	-0.5	–	+1.05	V	V_{LOW} supply

Electrical Characteristics

Table 25 Absolute Maximum Ratings (cont'd)

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
ESD HBM Robustness	$V_{\text{ESD,HBM}}$	—	—	1000.0	V	According to ANSI/ESDA/JEDEC JS-001-2014
ESD CDM Robustness	$V_{\text{ESD,CDM}}$	—	—	250.0	V	According to ANSI/ESDA/JEDEC JS-002-2014

Attention: Stresses above the max. values listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Maximum ratings are absolute ratings; exceeding only one of these values may cause irreversible damage to the integrated circuit.

Electrical Characteristics

7.2 Operating Range

Table 26 defines the maximum values of voltages and temperature that must be applied to guarantee proper operation of the MxL86112C. The values are relative to a ground voltage V_{SS} of 0.0 V.

Table 26 Operating Range

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Ambient Temperature	T_A	0	–	70	°C	The device can operate in an ambient temperature of up to 85°C, when it is ensured that the maximum junction temperature (T_j) of 110°C is not exceeded.
Junction Temperature	T_j	–	–	110	°C	Thermal solution must ensure that T_j remains within operating range and never exceed maximum absolute ratings.
Multi Voltage Pin Supply Voltage for MDIO signals when the maximum voltage level of 1.8 V is used on MDC, MDIO, and MDINT pins	V_{DDP}	1.71	1.8	1.89	V	1.8 V supply dedicated to MDIO pins in lower mode
Multi Voltage Pin Supply Voltage for MDIO signals when the maximum voltage level of 3.3 V is used on MDC, MDIO, and MDINT pins	V_{DDP}	3.135	3.30	3.46	V	V_{HIGH} supply
Pin Supply Voltage for non-MDIO signals	V_{DDP3V3}	3.13	3.30	3.46	V	V_{HIGH} supply
Analog High Supply Voltage	V_{DDA3V3}	3.13	3.30	3.46	V	V_{HIGH} supply
XO High Supply Voltage	$V_{DDA3V3XO}$	3.13	3.30	3.46	V	V_{HIGH} supply
SGMII High Supply Voltage	V_{PH}	3.13	3.30	3.46	V	V_{HIGH} supply
Analog Low Supply Voltage	V_{DDA0V9}	0.94	0.97	1.00	V	V_{LOW} supply
SGMII Low Supply Voltage	V_P	0.94	0.97	1.00	V	V_{LOW} supply
Core Digital Supply Voltage	V_{DD}	0.94	0.97	1.00	V	V_{LOW} supply
Digital Input Voltage	V_{ID}	-0.30	–	$V_{DDP3V3}+0.3$	V	–

Attention: Operations above the max. values listed here for extended periods can adversely affect long-term reliability of the device.

7.3 Chip Power Consumption

Table 27 lists the typical power consumption for different modes. Typical power is the power consumed by a nominal process device, nominal supply voltages, at 25°C ambient temperature and a CAT5e link segment.

The Link-up conditions are full-speed, bidirectional, full-duplex.

Table 27 Typical Power Consumption

	3.3 V V_{HIGH} Domain Current	0.97 V V_{LOW} Domain Current	Chip Power
Unit	mA	mA	W
1000BASE-T Link-Up, 100 m cable	77	230	0.48
1000BASE-T EEE	30	125	0.22
100BASE-TX Link-Up, 100 m cable	45	100	0.25
100BASE-TX EEE	29	90	0.18
10BASE-Te Link-Up, 100 m cable	34	84	0.19
Cable Unplugged - ANEG	37	95	0.21
Cable Unplugged - LP	15	18	0.07
Reset	4	8	0.02

7.4 Maximum Thermal Design Power

Table 28 lists the maximum Thermal Design Power (TDP). The TDP is the power consumption for a full traffic load and worst-case process, supply voltage, cable, and temperature conditions. This value is relevant to design the thermal solution.

Table 28 Maximum Power Consumption

	Maximum Power
Unit	W
Maximum Chip Power at Maximum Operating Range	0.75

Note: With a properly designed thermal solution (heat sink), it is unlikely that T_j exceeds the maximum operating junction temperature. An excess is reported in the MDIO register VSPEC1_TEMP_STA and the STA can initiate a renegotiation to a lower link rate to get T_j back into the operating temperature range if ADS is disabled.

7.5 Maximum Current

Table 29 provides the maximum current to dimension the power supply. It is the maximum current consumption per rail for a full traffic load and worst-case process, supply voltage and temperature conditions that may occur in any operating state of the device. The maximum current can be higher than the steady state current, for instance in training phases of the internal filters.

Table 29 Maximum Current Per Rail

3.3 V V_{HIGH} Domain Current	0.97 V V_{LOW} Domain Current
mA	mA
89	582

7.6 DC Characteristics

The following sections describe the DC characteristics of the MxL86112C external interfaces.

7.6.1 Digital Interfaces

This chapter defines the DC characteristics of the GPIO interfaces as follows:

- MDIO
- Interrupts
- Clock Outputs
- General Purpose IO
- LED
- HRSTN
- DVS

The DC characteristics for $V_{DDP3V3}=3.3\text{ V}$ and $V_{DDP}=3.3\text{ V}$ are summarized in [Table 30](#).

Table 30 DC Characteristics of the GPIO Interfaces ($V_{DDP3V3} = 3.3\text{ V}$, $V_{DDP} = 3.3\text{ V}$)

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Input High Voltage	V_{IH}	2	–	$V_{DDP}+0.3$	V	–
Input Low Voltage	V_{IL}	–0.3	–	0.8	V	–
Output High Voltage	V_{OH}	$V_{DDP}-0.4$	–	–	V	$I_{OH}= 2, 4, 8, 12\text{ mA}$
Output Low Voltage	V_{OL}	–	–	0.4	V	$I_{OL}= 2, 4, 8, 12\text{ mA}$

The DC characteristics for $V_{DDP}=1.8\text{ V}$ are summarized in [Table 31](#).

Table 31 DC Characteristics of the GPIO Interfaces ($V_{DDP} = 1.8\text{ V}$)

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Input High Voltage	V_{IH}	$0.65 \cdot V_{DDP}$	–	$V_{DDP}+0.3$	V	–
Input Low Voltage	V_{IL}	–0.3	–	$0.35 \cdot V_{DDP}$	V	–
Output High Voltage	V_{OH}	$V_{DDP}-0.4$	–	–	V	$I_{OH}= 2, 4, 8, 12\text{ mA}$
Output Low Voltage	V_{OL}	–	–	0.4	V	$I_{OL}= 2, 4, 8, 12\text{ mA}$

7.6.2 Twisted Pair Interface

The TPI conforms to the specifications of 10BASE-T (Clause 14), 100BASE-TX (Clause 25), and 1000BASE-T (Clause 40) given in IEEE 802.3, as well as ANSI X3.263-1995.

7.6.3 Built-in Temperature Sensor

Table 32 gives the parameters of the integrated temperature sensor, measuring junction temperature T_j .

Table 32 Temperature Sensor Characteristics

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Temperature Range	T_{range}	-10		125	°C	Thermal Mitigation measures must ensure that T_j remains within operating range. If T_j exceeds Maximum Ratings, the GPY performs a self-reset to prevent damage, and the next ANEG is re-started advertising a lower speed.
Resolution		–	10	–	bits	–
Accuracy		-5	–	+5	°C	–

7.7 AC Characteristics

The following sections describe the AC characteristics of the external interfaces.

7.7.1 Power Up Sequence

The High Voltage domain V_{HIGH} must always be at a higher voltage level, than the Low Voltage Domain V_{LOW} . When V_{DDP} is at 1.8 V, V_{HIGH} must always be at a higher voltage than V_{DDP} and V_{DDP} must always be at a higher voltage than the Low Voltage Domain V_{LOW} .

V_{HIGH} , $V_{\text{DDP}}^{(1)}$ and V_{LOW} ramp-up times ($t_{\text{vh_rampup}}$, $t_{\text{vddp_rampup}}^{(1)}$ and $t_{\text{vl_rampup}}$) must be above the minimum requirement.

All the supply domains V_{HIGH} , $V_{\text{DDP}}^{(1)}$ and V_{LOW} must be stabilized before releasing the reset HRSTN.

The device reset HRSTN must be held for a t_{reset} time after the stabilization of the power supplies and pin strap values. When reset is released, the integrated PLL locks and the device boots up.

The MxL86112C supports an asynchronous hardware reset HRSTN. The timing requirements of the power supply pins are listed in [Table 33](#). The timings refer to the signal sequence waveforms depicted in [Figure 16](#) when $V_{\text{DDP}}=3.3$ V and [Figure 17](#) when $V_{\text{DDP}}=1.8$ V.




Figure 16 Timing Diagram for the Reset Sequence when $V_{\text{DDP}} = 3.3$ V




Figure 17 Timing Diagram for the Reset Sequence when $V_{DDP} = 1.8\text{ V}$

Table 33 Power Supply Timings (External supply of V_{LOW} domain)

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
V_{HIGH} domain ramp up	t_{vh_rampup}	50	—	—	μs	
$V_{DDP}^{(1)}$ domain ramp up	t_{vddp_rampup}	50	—	—	μs	
V_{LOW} domain ramp up	t_{vl_rampup}	50	—	—	μs	
Delay between V_{HIGH} and V_{LOW} domains voltage ramp up	t_{vh_vl}	100	—	—	μs	The V_{LOW} voltage must never be higher than V_{HIGH} voltage
Delay between V_{HIGH} and $V_{DDP}^{(1)}$ domains voltage ramp up	t_{vh_vddp}	50	—	—	μs	The V_{DDP} voltage must never be higher than V_{HIGH} voltage.
Reset time after V_{HIGH} and V_{LOW} domains are stabilized	t_{reset}	100	—	—	ns	HRSTN must be released after the power supplies have stabilized.

Rise and ramp down times are from 10% to 90% marks for V_{HIGH} , V_{LOW} and HRSTN.

7.7.2 Power Supply Rail Requirements

Table 34 lists the required characteristics of the power supplies.

Table 34 AC Characteristics of the Power Supply

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Power Supply Ripple on VDDA0V9	$R_{VDDA0V9}$	—	—	40.0	mV	Peak to Peak value
Power Supply Ripple on VP	R_{VP}	—	—	40.0	mV	Peak to Peak value
Power Supply Ripple on VDD	R_{VDD}	—	—	40.0	mV	Peak to Peak value
Power Supply Ripple on VDDP	R_{VDDP}	—	—	100.0	mV	Peak to Peak value
Power Supply Ripple on VDDA3V3	$R_{VDDA3V3}$	—	—	100.0	mV	Peak to Peak value
Power Supply Ripple on VDDA3V3XO	$R_{VDDA3V3XO}$	—	—	100.0	mV	Peak to Peak value
Power Supply Ripple on VPH	R_{VPH}	—	—	100.0	mV	Peak to Peak value

7.7.3 Input Clock

Table 35 lists the input clock requirements when not using a crystal, i.e., when an external reference clock is injected into the XTAL1 pin of the MxL86112C. The requirements include the nominal frequency, frequency deviation, duty cycle, and signal characteristics. When a crystal is applied to generate the reference clock using the integrated XO, the clock requirements stated here are met explicitly as long as the specification for the crystal is satisfied.

Table 35 AC Characteristics of Input Clock on XTAL1 Pin

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Frequency with 25 MHz Input	f_{clk25}	—	25.0	—	MHz	—
Frequency Deviation ¹⁾		-50.0	—	+50.0	ppm	—
Duty Cycle		40.0	50.0	60.0	%	—
Rise/Fall Times		—	—	10.0	ns	—
Input Long Term Jitter (Jrms)		—	4.0	7.0	ps	1 kHz...10 MHz
Input High Voltage		0.6	—	2.0	V	—
Input Low Voltage		-0.3	—	0.2	V	—
Load Capacitance		—	15	—	pF	—

1) Including the frequency stability tolerance due to temperature, and aging effects over the product lifetime of 5 years.

7.7.4 MDIO Interface

Figure 18 shows a timing diagram of the slave MDIO interface for a clock cycle in the read, write and turnaround modus. The timing measurements are annotated. The defined absolute values are summarized in **Table 36**.




Figure 18 Timing Diagram for the MDIO Interface

Table 36 Timing Characteristics of the MDIO Interface

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
MDC High Time	t_{CH}	10.0	–	–	ns	Given timings all refer to the MDC signal probed at the pin of the MxL86112C.
MDC Low Time	t_{CL}	10.0	–	–	ns	
MDC Clock Period	t_{CP}	40.0	400.0	–	ns	
MDC Clock Frequency ¹⁾	t_{CP}	–	2.5	25.0	MHz	
MDC Rise Time	t_R	–	–	5.0	ns	
MDC Fall Time	t_F	–	–	5.0	ns	
MDIO Input Setup Time	t_S	10.0	–	–	ns	MxL86112C Receive
MDIO Input Hold Time	t_H	10.0	–	–	ns	MxL86112C receive
MDIO Output Delay Time	t_D	0.0	–	10	ns	MxL86112C transmit
Standard @2.5 MHz						
MDIO Output Delay	t_D	0.0	–	300.0	ns	PHY transmit
MDIO Output Setup Time	t_S	10.0	–	–	ns	MAC transmit
MDIO Output Hold Time	t_H	10.0	–	–	ns	MAC transmit

1) MDC clock supports range of frequencies up to 25 MHz. Default/typical frequency is 2.5 MHz.

7.7.5 SGMII Interface

This section describes the AC characteristics of the SGMII Interface on the MxL86112C.

The SGMII Interface timing characteristics are described below:

- Transmit timing characteristics ([Chapter 7.7.5.1](#))
- Receive timing characteristics ([Chapter 7.7.5.2](#))

7.7.5.1 Transmit Timing Characteristics

Figure 19 shows the timing diagram of the transmit SGMII interface on the MxL86112C. It is referred to by **Table 37**, which specifies the timing requirements.




Figure 19 Transmit Timing Diagram of the SGMII (shows alternating data sequence)

Table 37 Transmit Timing Characteristics of the SGMII

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Transmit baud rate	f_b	-100 ppm	f_b	+100 ppm	Mbaud	$f_b = 1.25$ Gbaud
Differential transmit rise time	T_{tr}	30 ps	—	0.25 UI	—	20%→80% ¹⁾
Differential transmit fall time	T_{tf}	30 ps	—	0.25 UI	—	80%→20%
Output timing jitter	T_{TJ}	—	—	0.30	UI _{pp} ²⁾	
Time skew between pairs	t_{Skew}	—	—	15	ps	—
Output differential voltage	V_{OD}	400	—	1600	mV	Peak-peak amplitude
Output impedance (differential)	R_O	80	100	120	Ω	—

1) UI = $1/f_b$, Unit Interval.

2) Refer to [\[3\]](#) for details. The p-p (peak to peak) measurement states the maximum to minimum amount of time deviation.

7.7.5.2 Receive Timing Characteristics

Figure 20 shows the timing diagram of the receive SGMII interface of the MxL86112C. Refer to **Table 38** for the timing requirements.




Figure 20 Receive Timing Diagram of the SGMII (alternating data input sequence)

Table 38 Receive Timing Characteristics of the SGMII

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Receive baud rate	f_b	-100 ppm	f_b	+100 ppm	Mbaud	$f_b = 1.25$ Gbaud
Receive data jitter tolerance	R_TJ	–	–	0.6	UI _{pp} ¹⁾	–
Input differential voltage	V _{ID}	200	–	1600	mV	peak-peak amplitude
Input impedance (differential)	R _I	80	100	120	Ω	–

1) Refer to [3] for details.

7.7.6 Crystal Specification

The 25 MHz crystal must follow the specification given in [Table 39](#).

Table 39 Specification of the Crystal

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Frequency with 25 MHz input	f_{clk25}	–	25.0	–	MHz	–
Total Frequency Stability	–	-50	–	+50	ppm	Refers to sum of all effects: e.g. general tolerance, aging, temperature dependency
Series Resonant Resistance	–	–	–	60	Ω	–
Drive Level	–	–	–	0.1	mW	–
Load Capacitance	C_L	–	18	–	pF	–
Shunt Capacitance	C_0	–	–	5	pF	–

7.8 External Circuitry

This chapter specifies the component characteristics of the external circuitry connected to the MxL86112C.

7.8.1 Twisted-Pair Common-Mode Rejection and Termination Circuitry

This section describes the external circuitry that is required to properly terminate the common mode of the Twisted Pair Interface (TPI). These external components are also required to perform proper rejection of alien disturbers injected into the common mode of the TPI. **Figure 21** shows a typical external circuit, and in particular the common-mode components. **Table 40** defines the component values and their supported tolerances.




Figure 21 Twisted Pair Common-Mode Rejection and Termination Circuitry

Table 40 Electrical Characteristics for Common-Mode Rejection and Termination Circuitry

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Common-mode de-coupling capacitance (media end)	C_{CMM}	800	1000	1200	pF	±20%, 2 kV
Common-mode de-coupling capacitance (chip end)	C_{CMC}	80	100	120	nF	±20%, 2 kV
Common-mode termination resistance (media end)	R_{CMM}	67.5	75	82.5	Ω	±10%

7.8.2 Transformer (Magnetics)

This section specifies the required electrical characteristics of the transformer¹⁾ devices that are supported. The specifications listed here guarantee proper operation according to IEEE 802.3 [1].




Figure 22 Schematic of an Ethernet Transformer Device

A typical Gigabit Ethernet capable transformer device is depicted in [Figure 22](#). [Table 41](#) lists the characteristics of the supported transformer devices. Note that these characteristics represent the minimum for achieving standard performance. Since the transformer significantly impacts the link performance, it is possible to increase the loop reach by selecting transformers with improved parameters.

Table 41 Electrical Characteristics for Supported Transformers (Magnetics)

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Turns Ratio	1:tr	0.95	1.00	1.05		±5%
Differential-to-common-mode rejection	DCMR	40	—	—	dB	30 MHz
		35	—	—	dB	60 MHz
		30	—	—	dB	100 MHz
Crosstalk attenuation	CTA	45	—	—	dB	30 MHz
		40	—	—	dB	60 MHz
		35	—	—	dB	100 MHz
Insertion loss	IL	—	—	1	dB	1 MHz ≤ f ≤ 100 MHz
Insertion loss	IL	—	—	2	dB	100 MHz ≤ f ≤ 250 MHz
Return loss	RL	16	—	—	dB	1 MHz ≤ f ≤ 40 MHz
Return loss	RL	16-10*log ₁₀ (f/40)	—	—	dB	40 MHz ≤ f ≤ 125 MHz

1) Also often referred to as “magnetics”.

7.8.3 RJ45 Plug

Table 42 describes the electrical characteristics of the RJ45 plug to be used in conjunction with the MxL86112C.

Table 42 Electrical Characteristics for Supported RJ45 Plugs

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Crosstalk attenuation	CTA	45	–	–	dB	30 MHz
		40	–	–	dB	60 MHz
		35	–	–	dB	100 MHz
Insertion loss	IL	–	–	1	dB	$1\text{ MHz} \leq f \leq 250\text{ MHz}$
Return loss	RL	16	–	–	dB	$1\text{ MHz} \leq f \leq 40\text{ MHz}$
Return loss	RL	$16 - 10 \cdot \log_{10}(f/40)$	–	–	dB	$40\text{ MHz} \leq f \leq 250\text{ MHz}$

7.8.4 Calibration Resistors

An external resistor R_{RESREF} of 200 Ω 1% must be connected between the RESREF pin and ground to calibrate the MxL86112C SGMII analog modules.

The resistor values are indicated in **Table 43**.

Table 43 Calibration Resistors Values

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
SGMII PHY calibration resistor	R_{RESREF}	198	200	202	Ω	$\pm 1\%$

8 Package Outline

The product is assembled in a PG-VQFN-40 package, which complies with regulations requiring lead free material. The following parameters are generated in accordance with JEDEC JESD51 standards [4].

Table 44 JEDEC Thermal Resistance Package Parameter

Item	Name/Value
Environmental conditions	The chip is mounted on a 4-layer PCB (2S2P) according to JESD51-7 [4], PCB size 40 mm x 100 mm. Natural convection: still air, according to JESD51-2 [4] Ambient temperature: 70°C
Thermal Resistance - Junction to Ambient	$R_{th, JA} = 21.91 \text{ K/W}$
Thermal Resistance - Junction to Board	$R_{th, JB} = 6.0 \text{ K/W}$

The mechanical drawings for this package are shown in **Figure 23**. Dimensions are in millimeters.




Figure 23 PG-VQFN-40 5 mm x 5 mm Package Outline

8.1 Ordering Information

Table 45 describes the product, ordering, and packaging information for MxL86112C.

Table 45 Product Naming

Marketing Part Number	Ordering Part Number	Device Number ¹⁾	Device Revision Number ²⁾	PHY Identifier ³⁾
MxL86112C	MXL86112C-AQB-T	0x01	0x0	0x5410

1) LDN field in CL22 and CL45 registers

2) LDRN field in CL22 and CL45 registers

3) PHY Identifier 2 register 16-bit value

Standards References

- [1] IEEE 802.3-2022: Carrier Sense Multiple Access with Collision Detection (CSMA/CD) Access Method and Physical Layer Specifications, IEEE Computer Society, May 2022
<https://standards.ieee.org/ieee/802.3/10422/>
- [2] Serial-GMII Specification: Revision 1.8, Cisco Systems, November 2 2005
- [3] Common Electrical I/O (CEI) – Electrical and Jitter Interoperability agreements for 6G+ bps and 11G+ bps I/O (IA # OIF-CEI-02.0) 28th February 2005
- [4] JEDEC standard, JESD 51: Methodology for the Thermal Measurement of Component Packages (Single Semiconductor Device), December 1995
<https://www.jedec.org/standards-documents/docs/jesd-51>

Terminology

A

ADS	Auto-Downspeed
ANEG	Auto-Negotiation
ANSI	American National Standards Institute

B

BER	Bit Error Rate
BW	Bandwidth

C

CAT5	Category 5 Cabling
CAT5e	Category 5 Enhanced Cabling
CDR	Clock and Data Recovery
CRC	Cyclic Redundancy Check

E

EEE	Energy-Efficient Ethernet
EMI	Electromagnetic Interference
ESD	Electrostatic Discharge

F

FLP	Fast Link Pulse
-----	-----------------

G

GbE	Gigabit Ethernet
GPIO	General Purpose Input/Output

H

HBM	Human Body Model
-----	------------------

I

IC	Integrated Circuit
IEEE	Institute of Electrical and Electronics Engineers

J

JTAG	Joined Test Action Group
------	--------------------------

L

LAN	Local Area Network
LED	Light Emitting Diode
LPI	Low Power Idle
LSB	Least Significant Bit

M

MAC	Media Access Controller
MDI	Media-Dependent Interface
MDIO	Management Data Input/Output
MDIX	Media-Dependent Interface Crossover

MII	Media-Independent Interface
MMD	MDIO Manageable Device
MSB	Most Significant Bit
N	
NLP	Normal Link Pulse
NP	Next Page
O	
OSI	Open Systems Interconnection
OUI	Organizationally Unique Identifier
P	
PCB	Printed Circuit Board
PCS	Physical Coding Sublayer
PD	Powered Device
PHY	Physical Layer (device)
PLL	Phase-Locked Loop
PMA	Physical Media Attachment
PSE	Power-Sourcing Equipment
PWM	Pulse Width Modulation
R	
RX	Receive
S	
SerDes	Serializer-Deserializer
SFD	Start-of-frame Delimiter
SGMII	Serial Gigabit Media-Independent Interface
SMD	Surface Mounted Device
SoC	System on Chip
STA	Station Management Entity (MAC SoC)
T	
TAP	Test Access Port
TPI	Twisted Pair Interface
TX	Transmit
V	
VQFN	Very Thin Quad Flat Non-leaded
W	
WoL	Wake-on-LAN
X	
xMII	Symbolic shortening which denotes the set of supported MII Interfaces, e.g. RGMII and SGMII