# ANP-37



## Power<sup>XR</sup> EMI Reduction Technique Utilizing Spread-Spectrum Clock Dithering

Rev. 1.0.1

### **GENERAL DESCRIPTION**

It has been shown that the peak amplitudes of the spectral components contained within a PWM controller's EMI profile can be reduced by dithering the PWM controller's switching frequency. Clock dithering spread-spectrum techniques are not meant to replace traditional EMI-lowering techniques; however it can result in substantial reductions in the EMI profile of the system when used in conjunction with traditional techniques. It can also lower costs by reducing the amount of filtering and shielding needed to pass certain emissions Exar Corporation's line-up of standards. PowerXR devices allows the designer the flexibility to select a PWM controller switching frequency and to synchronize to an external clock source which can be dithered in order to employ this EMI lowering technique.

#### APPLICATION NOTE

#### **FEATURES**

- This application note applies to; XRP7704, XRP7708, XRP7713, XRP7714, and XRP7740
- Discusses theory behind spreadspectrum clock dithering and how it effects EMI
- Describes the PowerXR system under test
- System clock dithering using dedicated spread spectrum clock generators
- System clock dithering using FPGA devices
- Baseline and System Clock Dithering Emissions Data





### INTRODUCTION

Electromagnetic Interference (EMI) has long been an Achilles' heel when designing and qualifying electronic equipment. EMI is caused by the generation and radiation of undesirable electromagnetic energy and is emitted by any electronic system that has time varying voltages and currents. Since PWM controllers in power supply systems can have large time varying voltages and currents, they are prime candidates for generating undesirable EMI that may result in rather large peaks in the EMI profile (energy versus frequency) of the system. Sometimes, these undesirable peaks may cause the system to fail certain mandatory regulations set forth by agencies such as the FCC, CE and even the military. The most commonly utilized strategies to reduce EMI in power supplies having PWM controllers are larger input & output capacitors, chokes, coils, ferrite beads, feedthrough capacitors, RC snubbers, multilayer circuit boards and even metalized shielding & gaskets. Other strategies that may be utilized which can have a negative impact on the overall efficiency of the power supply system include slowing down the turn-on and turn-off times of the high and low-side synchronous MOSFETs. One or more of these strategies may need to be employed in order to reduce emissions to acceptable levels and can often lead to very expensive and time consuming engineering efforts in addition to an increase in the bill of materials.

PowerXR is Exar Corporation's line-up of switching buck (step-down) Pulse-Width Modulated (PWM) controllers that are fully programmable over an  $I^2C$  interface and are available in both 3 and 4 channel versions. Both versions share similar features and capabilities and have integrated gate drivers capable of driving external MOSFETs that can support maximum output currents from 5A up to 15A or even greater. In addition to the PWM controllers, each device has an internal 100mA low drop-out linear regulator that can be programmed for either a 3.3V or 5V output to supply auxiliary or standby system power. Each channel has its own independent Digital Pulse-Width (DPWM) Modulator with 5 coefficient PID (Proportional-IntegralDifferential) control that is fully programmable to tailor the control-loop response for PWM switching frequencies from 300kHz up to The PWM switching frequency is 1.5MHz. derived from either an internal oscillator or external system clock source both of which can range in frequency from 25.6MHz up to 48MHz. Many PWM controllers on the market today do not support synchronization to an external clock source; however the ability of the PowerXR devices to synchronize to this clock source makes it possible to implement a clock dithered, spread spectrum topology in order to reduce peaks in the EMI profile of the system.

The goal of the discussion which follows is to familiarize the reader with an EMI reduction technique that is often overlooked or not even considered due to the lack of available information. The undesirable peaks in the EMI profile of the system that result because of the PWM controller's switching frequency are made up of many components consisting of the fundamental switching frequency and the subsequent harmonics. Clock dithering and how it results in a spreading of the frequency spectrum of the emissions will be discussed followed by emissions data for both nondithered and dithered clock signals for a typical PowerXR PWM controller circuit. Examples of dithered clock sources will then be discussed.

#### THEORY BEHIND SPREAD SPECTRUM SYSTEM CLOCK DITHERING & HOW IT AFFECTS EMI

A typical PWM controller switching frequency clock waveform and its resulting frequency spectrum is illustrated in Figure 1. Since this clock waveform is a pulse train and not a pure sinusoid, its frequency spectrum consists of the fundamental switching frequency,  $f_{sw}$ , and higher order odd harmonics. For example, if  $f_{sw}$ =300kHz, then the resulting higher order harmonics would be 900kHz, 1.5MHz, 2.1MHz, etc. The amplitude of the fundamental switching frequency will be the greatest with decreasing amplitudes of the higher order The amplitudes of the actual harmonics. will depend upon radiated components radiation transmission efficiencies and will depend on many factors including the



frequency, layout, trace lengths, etc. and is beyond the scope of this discussion; however, the amplitudes will generally decrease as the frequency increases with maybe one or more frequencies radiating more efficiently than others.





Spreading the spectrum of the fundamental switching frequency will distribute the concentrated energy contained in the fundamental frequency and the higher order harmonics over a wider bandwidth, thereby reducing peak emissions. This method of modulating the fundamental switching frequency between two frequency boundaries is referred to as clock dithering. Dithering of the PWM controller's switching frequency will vary the fundamental switching frequency over a narrow range. For example, if  $f_{sw}$ =300kHz, then a ±1.5% symmetrical dithering about this frequency (referred to as center-dithering) will result in a range of PWM controller switching frequencies from 295.5kHz up to 304.5kHz. The resulting PWM controller switching frequency clock waveform and its resulting frequency spectrum is illustrated in Figure 2. Since it would be difficult to illustrate the dithered clock in the traditional Amplitude vs. Time format, the format chosen for illustrative purposes is a Frequency vs. Time distribution curve. The

frequency modulation chosen for this illustration follows а triangle-shaped Other modulating waveforms are waveform. possible, but it has been shown in the literature that the simple triangle waveform yields the best results. Notice that the resulting dithered frequency spectrum shows a decrease in the amplitudes of the components and an increase in their individual bandwidths. There has also been an increase in the noise floor because the wideband energy remains The dither frequency, f<sub>DITHER</sub>, is constant. typically between 20kHz and 60kHz.



Figure 2 - Top: Dithered PWM Controller Switching Frequency Clock Distribution Bottom: Resulting Frequency Spectrum (Non-Dithered Spectrum Also Shown)

It has been shown in the literature that the reduction in amplitude (in dB) of the spectral components as a result of clock dithering is given by,

SpectralAttenuation [dB]= $10*\log[(f_{sw}*\delta)/(f_{DITHER}/n)]$ 

where,

 $f_{sw}$ =PWM Controller Switching Frequency (between 300kHz and 1.5MHz for PowerXR devices)

 $\delta$ =Percentage Dither about the Fundamental Switching Frequency (typically between  $\pm 0.25\%$  and  $\pm 5\%$ )



f<sub>DITHER</sub>=Dither Modulation Rate (typically between 20kHz and 60kHz)

n=PowerXR System Clock Frequency Divider (see Table 1)

An increase in  $\delta$  has the same effect as a decrease in f<sub>DITHER</sub>. Before considering an example, it is necessary to understand the PowerXR requirements with respect to synchronization to an external clock source. PowerXR utilizes a programmable system clock frequency and a programmable divider to controller generate the PWM switching frequency, f<sub>sw</sub>. When a PowerXR device is configured to operate from an external synchronizing clock source, the frequency of the source must be within  $\pm 5\%$  of the internal system clock frequency as set forth in Table 1. Because of this requirement, f<sub>DITHER</sub> should be kept below  $\pm 5\%$  ( $\pm 4\%$  max is recommended). As an example, if the PowerXR device is configured to operate at a PWM controller switching frequency of 300kHz, then one of the two possible selections in Table 1 which will yield this PWM controller switching frequency is when the system clock frequency is 28.8 MHz and the system clock frequency divider, n, is 96. Using this as an example in calculating the expected spectral attenuation for  $\delta = \pm 1.1\%$  (2.2%) and  $f_{DITHER} = 56$ kHz yields,

Spectral Attenuation= $10*\log[(f_{sw}*\delta)/(f_{DITHER}/n)]$ = $10*\log[(300kHz)*(0.022)/(56kHz/96)$ =-10.5dB

System Clock Frequency							
48 M Hz	44.8 MHz	41.6 MHz	38.4 MHz	35.2 MHz	32 MHz	28.8 MHz	25.6 MHz
fsw=1.5 MHz	fsw=1.4 MHz	fsw=1.3 MHz	fsw=1.2 MHz	fsw=1.1 MHz	fsw=1.0 MHz	fsw=900 kHz	fsw=800 kHz
n=32	n=32	n=32	n=32	n=32	n=32	n=32	n=32
fsw=1.0 MHz	fsw=933 kHz	fsw=867 kHz	fsw=800 kHz	fsw=733 kHz	fsw=667 kHz	fsw=600 kHz	fsw=533 kHz
n=48	n=48	n=48	n=48	n=48	n=48	n=48	n=48
fsw=750 kHz	fsw=700 kHz	fsw=650 kHz	fsw=600 kHz	fsw=550kHz	fsw=500 kHz	fsw=450 kHz	fsw=400 kHz
n=64	n=64	n=64	n=64	n=64	n=64	n=64	n=64
fsw=600 kHz	fsw=560 kHz	fsw=520 kHz	fsw=480 kHz	fsw=440 kHz	fsw=400 kHz	fsw=360 kHz	fsw=320 kHz
n=80	n=80	n=80	n=80	n=80	n=80	n=80	n=80
fsw=500 kHz	fsw=467 kHz	fsw=433 kHz	fsw=400 kHz	fsw=367 kHz	fsw=333 kHz	fsw=300 kHz	
n=96	n=96	n=96	n=96	n=96	n=96	n=96	
fsw=429 kHz	fsw=400 kHz	fsw=370 kHz	fsw=343 kHz	fsw=314 kHz			
n=112	n=112	n=112	n=112	n=112			
fsw=375 kHz	fsw=350 kHz	fsw=325 kHz	fsw=300 kHz	and a second second second			
n=128	n=128	n=128	n=128				

Table 1 – PowerXR System Clock Frequency Dividers, n

In this example, the amplitude of the fundamental in addition to all of the harmonics will be attenuated by about 10.5dB.

#### **PowerXR System Device Under Test**

The test setup used to gather emissions data for both non-dithered and dithered clock sources is shown in Figure 3. The PowerXR device is configured to synchronize to the external clock source supplied by the Clock Generator block. The  $L_x$  node in the circuit is the measurement point for collection of nondithered and dithered emissions data since it



Figure 3 - Test Setup

contains the highest voltage peaks and all of the relevant radiated spectral components. Keep in mind that data gathered at the  $L_x$  node is not the actual radiated emissions data because it does not include the radiation efficiencies for each spectral component, but it can be used to compare relative levels between the non-dithered and dithered clock data.

A detailed circuit schematic containing the XRP7714 PowerXR device is shown in Figure 5. The XRP7714 is a 4-channel digital PWM buck controller; however, for clarity, only components and connections for channel 1 are shown, and only channel 1 was enabled and used to gather emissions data. The external synchronizing clock source comes in through GPIO1, and the XRP7714 is configured over the I<sup>2</sup>C interface through GPIO4 and GPIO5. The L<sub>x</sub> node measurement point is labeled as LX1 on the schematic. Notice that the circuit contains an RC snubber network from the L<sub>x</sub> node to ground and small resistor values in series with the gates of the high and low-side synchronous MOSFETs. These are commonly employed EMI reduction techniques because the snubber network helps to reduce ringing at the  $L_x$  node, and the series gate resistors slow down the turn-on and turn-off times of the MOSFETs (at the expense of efficiency).







The PowerXR devices are configured over the I<sup>2</sup>C port using the PowerArchitect development software which is available for download from Exar's website. The XRP7714 device was configured for a PWM switching frequency of 300kHz as shown in Figure 4 with a resulting internal System Clock Frequency of 28.8MHz. The device was also configured for synchronization to an external clock source as shown in Figure 6. Notice that "Auto switch back to Internal Oscillator" was chosen which allows the XRP7714 to operate from the internal System Clock Frequency in the event of the absence of the external clock source. Also, notice that the input voltage was chosen to be 10V, and the output voltage was chosen to be 5V in order to achieve a 50% positive duty cycle of the switching waveform appearing at the Lx node. This was purposely done, so the frequency spectrum will contain only the odd order harmonics as previously illustrated in Figure 1. Duty cycles other than 50% will result in a more complex frequency spectrum containing harmonics that are integer multiples of the fundamental switching In order for the XRP7714 to frequency. synchronize to the external clock source, it must fall within  $\pm 5\%$  of the internal System Clock Frequency of 28.8MHz as shown in the data sheet excerpt in Figure 7.

	General							
	Vin Opera	ting Max	10.0	UVLO Warr	7.5	UVLC	Fault 7.	0
	Clock	ing Freg	300kHz		Fault	S Over Tem	n Shutdow	n (C) 135.0 🚔
48 MHz	44.8 MHz	41.6 MH	System Clo z 38.4 MHz	ck Freq 35.2 MHz	32 MHz	28.8 MHz	25.6 MHz	(C) 125.0
1.5 MHz	1.4 MHz	1.3 MHz	1.2 MHz	1.1 MHz	1.0 MHz	900 kHz	800 kHz	of UVLO warning
1.0 MHz	933 kHz	867 kHz	800 kHz	733 kHz	667 kHz	600 kHz	533 kHz	100 00000000
750 kHz	700 kHz	650 kHz	600 kHz	550 kHz	500 kHz	450 kHz	400 kHz	VP 🔽 UVLO
600 kHz	560 kHz	520 kHz	480 kHz	440 kHz	400 kHz	360 kHz	320 kHz	
500 kHz	467 kHz	433 kHz	400 kHz	367 kHz	333 kHz	300 kHz		Program Chip
429 kHz	400 kHz	370 kHz	343 kHz	314 kHz				
375 kHz	350 kHz	325 kHz	300 kHz					Components
	Phase (deg) Tstart (ms) Rise (ms)	Default 2.00 3.25	▼ ▼ Tst	Iout 3 op (ms) 2	3.00 ×	High Fe Low Fet Capacit	ize FETS (M t: Fairchild : Fairchild F or: 2x 47u	finimize Gate Charge FDS8984 30mΩ FDS8984 30mΩ F 6.3V max
	PG delay (s) Shdn Thresh	0.400	OVF	PG % 3 Level 5.6	0.00 ÷	Inducto	<b>n:</b> 4.89uH	14.5mΩ 6.5A max
	Faul	ts will follo	Activ w on: CH	e Shutdowr 12 🔲 CH3 Adva	n on Fault CH4 anced			Edit





No O	) Yes	Hardware Address	0 Use GPIO3	to control LSB of I2C address
Standby LDC	O Config			
Vout	Enable			
<ul> <li>● 3.3 V</li> <li>● 5.0 V</li> </ul>	<ul> <li>I2C Comm</li> <li>GPIO Onl</li> <li>GPIO ANI</li> <li>Immediat</li> </ul>	nand Only y D I2C command e		
Channel Cor	nfig			
Ch 1 Enabl I2C Onl GPIO O GPIO Al O GPIO Al	e y nly ND I2C ate	Ch2 Enable I2C Only GPIO Only GPIO AND I2C Immediate	Ch3 Enable I2C Only GPIO Only GPIO AND I2C Immediate	Ch4 Enable I2C Only GPIO Only GPIO AND I2C Immediate
CLK_IN SYNC_IN Auto swi	tch back to Inte	LK_OUT / SYNC_OUT		
GPIO Channe	el Configuration	1		
_	Plea	ase choose options abov	ve before continuing to this se	ection.
SPIO 0 Disa	able	•		
SPIO 1	CLK I	N		
SPIO 2 Disa	able	•		
SPIO 3 Disa	able	•		
SPIO 4	I2C - S	DA		
SPIO 5	12C - 5	SCL		
				Lindata ta Chin

**Figure 6 -** "Digital Design" Screenshot From PowerArchitect Design Software.

ELECTRICAL SPECIFICATIONS	ELECTRICAL	SPECIFICATIONS
---------------------------	------------	----------------

Specifications with standard type are for an Operating Junction Temperature of  $T_2 = 25^{\circ}C$  only; limits applying over the full Operating Junction Temperature range are denoted by a "\*. Minimum and Maximum limits are guaranteed through test, design, or statistical correlation. Typical values represent the most likely parametric norm at  $T_2 = 25^{\circ}C$ , and are provided for reference purposes only. Unless otherwise indicated, VIN<sub>1</sub> = 4.75V to 25V, VIN<sub>2</sub> = 4.75V to 25V.

Parameter	Min.	Тур.	Max.	Units		Conditions
CLOCK IN Synchronization Range	-5		5	%	•	

Figure 7 - XRP7714 Synchronizing Clock Source Requirement (From Data Sheet)

# System Clock Dithering Using Dedicated Spread Spectrum Clock Generators

Several manufacturers produce dedicated IC clock dithering spread-spectrum clock generators. A typical block diagram is shown in Figure 8. The reference clock source for the IC is either derived from an external crystal (XTAL) or an external clock source (CLKIN). The programmable PLL typically generates a clock source in the range from a few MHz up to over 100MHz depending on the crystal or external clock source frequency. Several external spread-spectrum control lines are usually available to control the range of dithering relative to the reference clock source frequency. These control lines may also determine if the clock spectrum will be centerdithered, down-dithered or up-dithered relative to the reference clock source frequency. The exact range of reference frequencies supported will depend on the IC, but it usually covers a range broad enough to support the required PowerXR system clock frequencies discussed earlier. There are also many manufacturers of crystals, so it is usually straight forward to find one close in frequency to the required PowerXR system clock frequency. For example, if the required PowerXR system clock frequency is 28.8MHz (300kHz PWM switching frequency), then a suitable crystal might be the Abracon ABLS 28.63636MHz-B4-F-T which has a frequency of 28.63636MHz which is within 0.57% of the PowerXR system clock frequency of 28.8MHz. For example, this would also allow for a center-dithering of  $\pm 1.1\%$  (with a comfortable margin) about the reference clock source frequency without violating the PowerXR external clock synchronization requirement which requires it to fall within  $\pm 5\%$  of its internal system clock frequency which, in this example, is 28.8MHz.



**Figure 8 -** Dedicated IC Spread Spectrum Clock Generator Block Diagram

# SYSTEM CLOCK DITHERING USING FPGA DEVICES

A detailed treatise of how to implement a spread-spectrum clock generator using an FPGA device is beyond the scope of this discussion; however, it is beneficial to provide a brief overview. Detailed information on implementing a spread-spectrum clock generator can be obtained from the FPGA



manufacturer. If FPGA resources are present and available in the system, then implementation of the spread-spectrum clock generator in the FPGA can provide cost and space savings over the dedicated IC approach discussed earlier.

A typical block diagram of a spread-spectrum clock generator implemented with an FPGA device is shown in Figure 9. Most FPGA manufactures provide spread-spectrum building blocks or primitives that can be used to generate a clock-dithered signal from a reference clock source. The Reference Clock is typically derived from a divider or multiplier block and is equal in frequency to the required PowerXR system clock frequency. The Fine Tuner Block is controlled by the Tuning/Dithering Command Block and ramps the PLL output frequency (CLKOUT) up and down with configurable frequency steps and configurable time intervals between these steps. Configuration details of the PLL Core Block can be obtained from the FPGA manufacturer, but the internal feedback is typically broken and the Fine Tuner Block is placed within the External Feedback loop as shown.

Implementation of the spread-spectrum clock generator in the FPGA is only possible if there are enough available logic and routing resources after implementation of other system resources for which the FPGA was originally intended. If it is anticipated that EMI will be an issue in the overall system, then proper selection of an FPGA device (or devices) and partitioning of FPGA resources can help alleviate any allocation issues that might arise.



Figure 9 - FPGA Spread Spectrum Clock Generator Block Diagram

#### BASELINE & SYSTEM CLOCK DITHERED EMISSIONS DATA

The PCS3P25811 spread-spectrum clock generator was used as the clock generator source for the baseline (no spreading/dithering) and system clock dithered emissions data. A schematic is shown in Figure 10. Baseline emissions data was gathered using the 28.63636MHz ModOUT clock source with the 0 $\Omega$  jumpers removed (no spreading) and then the 0 $\Omega$  jumpers were installed, and clock-dithered emissions data was gathered using the dithered ModOUT. ±1.1% center spreading was achieved with the 0 $\Omega$  jumpers installed at a dither modulation rate of,

28.63636MHz/512=55.93kHz≈56kHz.



Figure 10 - Spread Spectrum Clock Generator Schematic



The range of dithered frequencies for a  $28.63636MHz \pm 1.1\%$  dithered clock source are found as,

 $\begin{array}{l} f_{max} = (28.63636MHz)(1.011)/n \\ = (28.63636MHz)(1.011)/96 \\ = 301.6kHz \end{array}$ 

f<sub>nom</sub>=28.63636MHz/n =28.63636MHz/96 =298.3kHz

 $f_{min}$ =(28.63636MHz)(1-0.011)/n =(28.63636MHz)(1-0.011)/96 =295.0kHz

where  $f_{nom}$  is the baseline (no spreading) frequency, and n=96 is the PowerXR System Clock Frequency Divider as discussed earlier. Figure 11 is a scope plot which illustrates this range of frequencies as measured at the switch node (LX1). f<sub>max</sub> was measured as 301.5KHz (Ref1), and f<sub>min</sub> was measured as 295.3kHz (Ref3). This represents a frequency spreading of +1.07%/-1.01% (2.08%) which is in very close agreement with the expected spread of  $\pm 1.1\%$  (2.2%). The baseline frequency was measured as fnom=295.3kHz (CH1) as expected. Also, notice that duty cycles of each waveform are about 50% as predicted by the voltage conversion ratio of  $V_{OUT1}/V_{IN} = 5V/10V = 0.5.$ 





The baseline (no spreading) frequency spectrum as measured at the switch node (LX1) is shown in Figure 12, and the resulting

dithered frequency spectrum is shown in Figure 13. An overlay of these two spectrums is shown in Figure 14 which makes it easier to compare the two. The frequency band shown in these figures is between 6.50MHz and 9.00MHz. Limitations of the oscilloscope's noise floor capabilities prevent accurate measurements at higher frequencies, but these plots serve as good representations of the expected behavior at other frequencies. The FFT (Fast Fourier Transform) function built into the oscilloscope has limitations and results in some distortions of the amplitudes, widths and overall shapes of the frequency spectrum components, but it still serves to illustrate the advantages of the frequency dithering technique very well. Notice the amplitudes of all of the dithered frequency spectral components are significantly lower than the corresponding baseline components and that their widths are also slightly greater. The overall noise floor of the dithered spectrum is also slightly higher, but limitations of the oscilloscope's noise floor capabilities prevent this from being seen in these plots. The low amplitude spectral components between the larger main spectral components are the result of the duty cycle not being exactly 50%. When a time domain pulse train has a duty cycle of exactly 50%, the resulting higher order spectral components are odd multiples of the fundamental frequency, and for duty cycles other than 50%, the resulting spectral components are integer multiples of the fundamental frequency.





Figure 12 - Baseline (No Spreading) Frequency Spectrum at Switch Node (LX1)





The table in Figure 15 summarizes the results of these measured frequency spectrums. Notice that the separation in frequency for of the each spectral components is approximately 2(300kHz)=600kHz as expected since each spectral component is an odd multiple (3, 5, 7, 9, etc.) of the fundamental frequency which is approximately 300kHz. The expected reduction in amplitudes of the frequency spectrum components was shown earlier be to approximately 10.5dB, so these results are in fairly good agreement with theory. Differences between measurements and theory can most likely be attributed to errors introduced by limitations of the oscilloscope and the FFT function and the difference between the expected frequency spreading of  $\pm 1.1\%$  (2.2%) and the actual measured of +1.07%/-1.01%spreading (2.08%).Taking into consideration the actual measured spread of 2.08%, the actual fundamental switching frequency of 298.3KHz and the actual dithered modulation rate of 55.93kHz, the Spectral Attenuation is found as,

SpectralAttenuation= $10*\log[(f_{sw}*\delta)/(f_{DITHER}/n)]$ = $10*\log[(298.3kHz)*(0.0208)/(55.93kHz/96)]$ =-10.3dB

This only accounts for a small portion of the error, so the remaining error is most likely attributed to limitations of the oscilloscope and the FFT function. More precise results could have been obtained by taking the measurements with a dedicated spectrum analyzer.

Executor	Ampl	Amplitude	
Frequency	Non-Dithered Dithered		Reduction
6.86MHz	-14.9dBVrms	-22.6dBVrms	7.7dBVrms
7.46MHz	-16.0dBVrms	-24.2dBVrms	8.2dBVrms
8.05MHz	-16.2dBVrms	-24.8dBVrms	8.6dBVrms
8.65MHz	-16.2dBVrms	-26.2dBVrms	10.0dBVrms

Figure 15 - Summary of Non-Dithered and Dithered Frequency Spectrums



#### CONCLUSIONS

It has been shown that the peak amplitudes of the spectral components contained within a PWM controller's EMI profile can be reduced by dithering the PWM controller's switching frequency. Clock dithering spread-spectrum techniques are not meant to replace traditional EMI-lowering techniques; however it can result in substantial reductions in the EMI profile of the system when used in conjunction with traditional techniques. It can also lower costs by reducing the amount of filtering and shielding needed to pass certain emissions standards. Exar

Corporation's line-up of PowerXR devices allows the designer the flexibility to select a PWM controller switching frequency and to synchronize to an external clock source which can be dithered in order to employ this EMI lowering technique. External spreadspectrum dithered clock sources discussed were dedicated integrated circuits and FPGAs. The FPGA clock source is the best choice when it is already available in the system since it eliminates the need for having to add additional components, and the dedicated integrated circuit solution is required when an FPGA is not available.



#### **DOCUMENT REVISION HISTORY**

Revision	Date	Description
1.0.0	07/22/2013	Initial release of document
1.0.1	07/29/2013	Corrected Figure Captions and reformatted

#### FOR FURTHER ASSISTANCE

Email:

Exar Technical Documentation:

powertechsupport@exar.com customersupport@exar.com http://www.exar.com/TechDoc/default.aspx?



#### EXAR CORPORATION

**HEADQUARTERS AND SALES OFFICES** 48720 Kato Road Fremont, CA 94538 – USA Tel.: +1 (510) 668-7000 Fax: +1 (510) 668-7030

## www.exar.com

#### NOTICE

EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained herein are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances.

Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.