SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

APRIL 6, 2021 REV. 1.0.2

GENERAL DESCRIPTION

The XRT86VL30 is a single channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R³ technology (Relayless, Reconfigurable, Redundancy). The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86VL30 provides protection from power failures and hot swapping.

The XRT86VL30 contains an integrated DS1/E1/J1 framer and LIU which provides DS1/E1/J1 framing and error accumulation in accordance with ANSI/ITU_T specifications. The framer has its own framing synchronizer and transmit-receive slip buffers. The slip buffers can be independently enabled or disabled as required and can be configured to frame to the common DS1/E1/J1 signal formats.


The Framer block contains its own Transmit and Receive T1/E1/J1 Framing function. There are 3 Transmit HDLC controllers which encapsulate contents of the Transmit HDLC buffers into LAPD Message frames. There are 3 Receive HDLC controllers which extract the payload content of

Receive LAPD Message frames from the incoming T1/E1/J1 data stream and write the contents into the Receive HDLC buffers. The framer also contains a Transmit and Overhead Data Input port, which permits Data Link Terminal Equipment direct access to the outbound T1/E1/J1 frames. Likewise, a Receive Overhead output data port permits Data Link Terminal Equipment direct access to the Data Link bits of the inbound T1/E1/J1 frames.

The XRT86VL30 fully meets all of the latest T1/E1/J1 specifications: ANSI T1/E1.107-1988, ANSI T1/E1.403-1995, ANSI T1/E1.231-1993, ANSI T1/E1.408-1990, AT&T TR 62411 (12-90) TR54016, and ITU G-703, G.704, G706 and G.733, AT&T Pub. 43801, and ETS 300 011, 300 233, JT G.703, JT G.704, JT G706, I.431. Extensive test and diagnostic functions include Loop-backs, Boundary scan, Pseudo Random bit sequence (PRBS) test pattern generation, Performance Monitor, Bit Error Rate (BER) meter, forced error insertion, and LAPD unchannelized data payload processing according to ITU-T standard Q.921.

APPLICATIONS AND FEATURES (NEXT PAGE)

FIGURE 1. XRT86VL30 SINGLE CHANNEL DS1 (T1/E1/J1) FRAMER/LIU COMBO



XRT86VL30

SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION



REV. 1.0.2

APPLICATIONS

- High-Density T1/E1/J1 interfaces for Multiplexers, Switches, LAN Routers and Digital Modems
- SONET/SDH terminal or Add/Drop multiplexers (ADMs)
- T1/E1/J1 add/drop multiplexers (MUX)
- Channel Service Units (CSUs): T1/E1/J1 and Fractional T1/E1/J1
- Digital Access Cross-connect System (DACs)
- Digital Cross-connect Systems (DCS)
- Frame Relay Switches and Access Devices (FRADS)
- ISDN Primary Rate Interfaces (PRA)
- PBXs and PCM channel bank
- T3 channelized access concentrators and M13 MUX
- Wireless base stations
- ATM equipment with integrated DS1 interfaces
- Multichannel DS1 Test Equipment

- Multichannel DS1 Test Equipment
 T1/E1/J1 Performance Monitoring
 Voice over packet gateways
 Routers
 FEATURES
 Supports SSM Synchronization Messaging per ANSI T1 101-1999 and ITU G.704
- Supports a Customized Section 13 Synchronization Interface in G.703 at 1.544MHz
- Independent, full duplex DS1 Tx and Rx Framer/LIUs
- Two 512-bit (two-frame) elastic store, PCM frame slip buffers (FIFO) on TX and Rx provide up to 8.192 MHz asynchronous back plane connections with jitter and wander attenuation
- Supports input PCM and signaling data at 1.544, 2.048, 4.096 and 8.192 Mbits. Also supports 2-channel multiplexed 12.352/16.384 (HMVIP/H.100) Mbit/s on the back plane bus
- Programmable output clocks for Fractional T1/E1/J1
- Supports Channel Associated Signaling (CAS)
- Supports Common Channel Signalling (CCS)
- Supports ISDN Primary Rate Interface (ISDN PRI) signaling
- Extracts and inserts robbed bit signaling (RBS)
- 3 Integrated HDLC controllers for transmit and receive, each controller having two 96-byte buffers (buffer 0 / buffer 1)
- HDLC Controllers Support SS7
- Timeslot assignable HDLC
- V5.1 or V5.2 Interface
- Automatic Performance Report Generation (PMON Status) can be inserted into the transmit LAPD interface every 1 second or for a single transmission
- Alarm Indication Signal with Customer Installation signature (AIS-CI)

REV. 1.0.2

- Remote Alarm Indication with Customer Installation (RAI-CI)
- Gapped Clock interface mode for Transmit and Receive.
- Intel/Motorola and Power PC interfaces for configuration, control and status monitoring
- Parallel search algorithm for fast frame synchronization
- Wide choice of T1 framing structures: SF/D4, ESF, SLC®96, T1DM and N-Frame (non-signaling)
- Direct access to D and E channels for fast transmission of data link information
- PRBS, QRSS, and Network Loop Code generation and detection
- Programmable Interrupt output pin
- Supports programmed I/O and DMA modes of Read-Write access
- The framer block encodes and decodes the T1/E1/J1 Frame serial data
- Detects and forces Red (SAI), Yellow (RAI) and Blue (AIS) Alarms
- Detects OOF, LOF, LOS errors and COFA conditions
- Loopbacks: Local (LLB) and Line remote (LB)
- Facilitates Inverse Multiplexing for ATM
- Performance monitor with one second polling
- Boundary scan (IEEE 1149.1) JTAG test port
- Accepts external 8kHz Sync reference
- 1.8V Inner Core
- 3.3V CMOS operation with 5V tolerant inputs
- 128-pin LQFP and 80-pin LQFP package with -40°C to +85°C operation

ORDERING INFORMATION

Part Number	PACKAGE OPERATING TEMPERATURE RANGE
XRT86VL30IV-F	128 Pin LQFP(14x20x1.4mm) -40°C to +85°C
XRT86VL30IV80-F	80 Pin LQFP (12x12x1.4mm) 40°C to +85°C



REV. 1.0.2

LIST OF PARAGRAPH	IS
-------------------	----

1.0 REGISTER DESCRIPTIONS - T1 MODE	9
2.0 LINE INTERFACE UNIT (LIU SECTION) REGISTERS	142





SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

LIST OF FIGURES

data sheet are for products) mentioned in this section of the products of the products of the products of the products of the product of the

EXAR Powering Connectivity

LIST OF TABLES

Table 1:: Register Summary		4
Table 2:: Clock Select Register(CSR)	Hex Address: 0x0100	9
Table 3:: Line Interface Control Register (LICR)	Hex Address: 0x0101	11
Table 4:: General Purpose Input/Output Control Register (GPIOCR)	Hex Address: 0x0102	13
Table 5:: Framing Select Register (FSR)	Hex Address: 0x0107	14
Table 6:: Alarm Generation Register (AGR)	Hex Address: 0x0108	16
Table 7:: yellow alarm duration and format when one second rule is not enfo	prced	17
Table 8:: yellow alarm format when one second rule is enforced		18
Table 9:: Synchronization MUX Register (SMR)	Hex Address: 0x0109	
Table 10:: Transmit Signaling and Data Link Select Register (TSDLSR)	Hex Address:0x010A	
Table 11:: Framing Control Register (FCR)	Hex Address: 0x010B	
Table 12:: Receive Signaling & Data Link Select Register (RSDLSR)	Hex Address: 0x010C	
Table 13:: Receive Signaling Change Register 0 (RSCR 0)	Hex Address: 0x010D	
Table 14:: Receive Signaling Change Register 1(RSCR 1)	Hex Address: 0x010E	
Table 15:: Receive Signaling Change Register 2 (RSCR 2)	Hex Address: 0x010F	
Table 16:: Receive In Frame Register (RIFR)	Hex Address: 0x0112	
Table 17:: Data Link Control Register (DLCR1)	Hex Address: 0x0113	
Table 18:: Transmit Data Link Byte Count Register (TDLBCR1)	Hex Address: 0x0114	
Table 19:: Receive Data Link Byte Count Register (RDLBCR1)	Hex Address: 0x0115	
Table 20:: Slip Buffer Control Register (SBCR)	Hex Address: 0x0116	
Table 21:: FIFO Latency Register (FFOLR)	Hex Address: 0x0117	
Table 22:: DMA 0 (Write) Configuration Register (D0WCR)	Hex Address: 0x0118	
Table 23:: DMA 1 (Read) Configuration Register (D1RCR)	Hex Address: 0x0119	
Table 24:: Interrupt Control Register (ICR)	Hex Address: 0x011A	
Table 25:: LAPD Select Register (LAPDSR)	Hex Address: 0x011B	
Table 25:: Customer Installation Alarm Generation Register (CIAGR)	Hex Address: 0x011C	
Table 27:: Performance Report Control Register (PRCR)	Hex Address: 0x011D	
Table 28:: Gapped Clock Control Register (GCCR)	Hex Address: 0x011D	
Table 29:: Transmit Interface Control Register (TICR)	hex Address: 0x0112	
Table 39:: Transmit Interface Control Register (TICK) Table 30:: Transmit Interface Speed When Multiplexed Mode is Disabled (Ti		
Table 30.: Transmit Interface Speed When Multiplexed Mode is Enabled (Txi Table 31:: Transmit Interface Speed when Multiplexed Mode is Enabled (Txi		
	Hex Address: 0x0121	
Table 32:: BERT Control & Status Register (BERTCSR0)		
Table 33:: Receive Interface Control Register (RICR)	Hex Address: 0x0122	40
Table 34:: Receive Interface Speed When Multiplexed Mode is Disabled (Tx		
Table 35:: Receive Interface Speed when Multiplexed Mode is Enabled (TXI		
Table 36:: BERT Control & Status Register (BERTCSR1)	Hex Address: 0x0123	
Table 37:: Loopback Code Control Register - Code 0 (LCCR0)	Hex Address 0x0124	
Table 38:: Transmit Loopback Coder Register (TLCR)	Hex Address: 0x0125	
Table 39:: Receive Loopback Activation Code Register - Code 0 (RLACR0)	Hex Address: 0x0126	
Table 40:: Receive Loopback Deactivation Code Register - Code 0 (RLDCR		
Table 41:: Defect Detection Enable Register (DDER)	Hex Address: 0x0129	
Table 42:: Loopback Code Control Register - Code 1 (LCCR1)	Hex Address: 0x012A	
Table 43:: Receive Loopback Activation Code Register - Code 1 (RLACR1)	Hex Address: 0x012B	
Table 44:: Receive Loopback Deactivation Code Register - Code 1 (RLDCR		
Table 45:: Loopback Code Control Register - Code 2 (LCCR2)	Hex Address: 0x012D	
Table 46:: Receive Loopback Activation Code Register - Code 2 (RLACR2)	Hex Address: 0x012E	
Table 47:: Receive Loopback Deactivation Code Register - Code 2 (RLDCR	•	
Table 48:: Transmit SPRM and NPRM Control Register (TSPRMCR)	Hex Address: 0x0142	
Table 49:: Data Link Control Register (DLCR2)	Hex Address: 0x0143	
Table 50:: Transmit Data Link Byte Count Register (TDLBCR2)	Hex Address: 0x0144	
Table 51:: Receive Data Link Byte Count Register (RDLBCR2)	Hex Address: 0x0145	
Table 52:: Data Link Control Register (DLCR3)	Hex Address: 0x0153	
Table 53:: Transmit Data Link Byte Count Register (TDLBCR3)	Hex Address: 0x0154	70
Table 54:: Receive Data Link Byte Count Register (RDLBCR3)	Hex Address: 0x0155	
Table 55:: BERT Control Register (BCR)	Hex Address: 0x0163	
Table 56:: T1 SSM Messages		
Table 57:: SSM BOC Control Register (BOCCR 0x0170h)		74
Table 58:: SSM Receive FDL Register (RFDLR 0x0171h)		75





SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

Table 59:: SSM Receive FDL Match 1 Register (RFDLMR1 0x0172h)	'6
Table 60:: SSM Receive FDL Match 2 Register (RFDLMR2 0x0173h		
Table 61:: SSM Receive FDL Match 3 Register (RFDLMR3 0x0174h		
Table 62:: SSM Transmit FDL Register (TFDLR 0x0175h)		
Table 63:: SSM Transmit Byte Count Register (TBCR 0x0176h)		
Table 64:: Device ID Register (DEVID)	Hex Address: 0x01FE 7	
Table 65:: Revision ID Register (REVID)	Hex Address: 0x01FF 7	
Table 66:: Transmit Channel Control Register 0-23 (TCCR 0-23)	Hex Address: 0x0300 to 0x03177	
Table 67:: Transmit User Code Register 0-23 (TUCR 0-23)	Hex Address: 0x0320 to 0x0337 8	
Table 68:: Transmit Signaling Control Register 0-23 (TSCR 0-23)	Hex Address: 0x0340 to 0x0357 8	
Table 69:: Receive Channel Control Register 0-23 (RCCR 0-23)	Hex Address: 0x0360 to 0x0377 8	
Table 70:: Receive User Code Register 0-23 (RUCR 0-23)	Hex Address: 0x0380 to 0x0397 8	
Table 71:: Receive Signaling Control Register 0-23 (RSCR 0-23)	Hex Address: 0x03A0 to 0x03B78	
Table 72:: Receive Substitution Signaling Register 0-23 (RSSR 0-23)		
Table 73:: Receive Signaling Array Register 0 to 23 (RSAR 0-23)	Hex Address: 0x0500 to 0x05179	
Table 74:: LAPD Buffer 0 Control Register (LAPDBCR0)	Hex Address: 0x06009	
Table 75:: LAPD Buffer 1 Control Register (LAPDBCR1)	Hex Address: 0x07009	
Table 76:: PMON Receive Line Code Violation Counter MSB (RLCV		
Table 77:: PMON Receive Line Code Violation Counter LSB (RLCVC	,	
Table 78:: PMON Receive Framing Alignment Bit Error Counter MSE		
Table 79:: PMON Receive Framing Alignment Bit Error Counter LSB		
Table 80:: PMON Receive Severely Errored Frame Counter (RSEFC		
Table 81:: PMON Receive CRC-6 BIT Error Counter - MSB (RSBBE	•	
Table 82:: PMON Receive CRC-6 Bit Error Counter - LSB (RSBBEC	· ·	
Table 83:: PMON Receive Slip Counter (RSC)	Hex Address: 0x09009	
Table 84:: PMON Receive Loss of Frame Counter (RLFC)	Hex Address: 0x0909 9	
Table 85:: PMON Receive Change of Frame Alignment Counter (RC		
Table 86:: PMON LAPD1 Frame Check Sequence Error Counter 1 (I		
Table 87:: PRBS Bit Error Counter MSB (PBECU)	Hex Address: 0x09009	
Table 88:: PRBS Bit Error Counter LSB (PBECL)	Hex Address: 0x090E	
Table 89:: Transmit Slip Counter (TSC)	Hex Address: 0x090E9	
Table 90:: Excessive Zero Violation Counter MSB (EZVCU)	Hex Address: 0x09079	
Table 91:: Excessive Zero Violation Counter IVISB (EZVCL)	Hex Address: 0x09109	
Table 92:: PMON LAPD2 Frame Check Sequence Error Counter 2 (
Table 93:: PMON LAPD2 Frame Check Sequence Error Counter 3 (I		
Table 94:: Block Interrupt Status Register (BISR)	Hex Address: 0x0B0010	
Table 95:: Block Interrupt Enable Register (BIER)	Hex Address: 0x0B00	
Table 96:: Alarm & Error Interrupt Status Register (AEISR)	Hex Address: 0x0B02 10	
Table 97:: Alarm & Error Interrupt Status Register (AEIGR)	Hex Address: 0x0B03	
Table 98:: Framer Interrupt Status Register (FISR)	Hex Address: 0x0B04	
Table 99:: Framer Interrupt Status Register (FIER)	Hex Address: 0x0B05	
Table 100:: Data Link Status Register 1 (DLSR1)	Hex Address: 0x0B0611	
Table 100:: Data Link Status Negister 1 (DLSR1) Table 101:: Data Link Interrupt Enable Register 1 (DLIER1)	Hex Address: 0x0B0711	
Table 102:: Slip Buffer Interrupt Status Register (SBISR)	Hex Address: 0x0B0811	
Table 103:: Slip Buffer Interrupt Status Register (SBISR) Table 103:: Slip Buffer Interrupt Enable Register (SBIER)	Hex Address: 0x0B0011	
Table 103:: Slip Buller Interrupt Erlable Register (SBIER) Table 104:: Receive Loopback Code Interrupt and Status Register (F		
Table 104:: Receive Loopback Code Interrupt and Status Register (RLC		
Table 105:: Receive Ecophack Code Interrupt Eriable Register (REC. Table 106:: Excessive Zero Status Register (EXZSR)	Hex Address: 0x0B0B	
Table 100:: Excessive Zero Status Register (EXZER) Table 107:: Excessive Zero Enable Register (EXZER)	Hex Address: 0x0B0E	
- · · · · · · · · · · · · · · · · · · ·	Hex Address: 0x0B0F	
Table 108:: SS7 Status Register for LAPD1 (SS7SR1)		
Table 109:: SS7 Enable Register for LAPD1 (SS7ER1)	Hex Address: 0x0B11	
Table 110:: RxLOS/CRC Interrupt Status Register (RLCISR)	Hex Address: 0x0B12	
Table 111:: RxLOS/CRC Interrupt Enable Register (RLCIER)	Hex Address: 0x0B13	
Table 112:: Data Link Status Register 2 (DLSR2) Table 113:: Data Link Interrupt Enable Register 2 (DLIER2)	Hex Address: 0x0B16	
Table 113:: Data Link Interrupt Enable Register 2 (DLIER2)	Hex Address: 0x0B17	
Table 114:: SS7 Status Register for LAPD2 (SS7SR2)	Hex Address: 0x0B18	
Table 115:: SS7 Enable Register for LAPD2 (SS7ER2)	Hex Address: 0x0B19	
Table 116:: Data Link Status Register 3 (DLSR3)	Hex Address: 0x0B26	
Table 117:: Data Link Interrupt Enable Register 3 (DLIER3)	Hex Address: 0x0B27	
Table 118:: SS7 Status Register for LAPD3 (SS7SR3)	Hex Address: 0x0B28 13	4

XRT86VL30



SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPT	TION	REV. 1.0.2
Table 119:: SS7 Enable Register for LAPD3 (SS7ER3)	Hex Address: 0x0B29	134
Table 120:: Customer Installation Alarm Status Register (CIASR)	Hex Address: 0x0B40	135
Table 121:: Customer Installation Alarm Status Register (CIAIER)	Hex Address: 0x0B41	136
Table 122:: T1 BOC Interrupt Status Register (BOCISR 0x0B70h)		137
Table 123:: T1 BOC Interrupt Enable Register (BOCIER 0x0B71h)		139
Table 124:: T1 BOC Unstable Interrupt Status Register (BOCUISR 0x0B74h)		140
Table 125:: T1 BOC Unstable Interrupt Enable Register (BOCUIER 0x0B75h)		
Table 126:: LIU Channel Control Register 0 (LIUCCR0)	Hex Address: 0x0F00	142
Table 126:: LIU Channel Control Register 0 (LIUCCR0) Table 127:: Equalizer Control and Transmit Line Build Out		
Table 128:: LIU Channel Control Register 1 (LIUCCR1)	Hex Address: 0x0F01	145
Table 129:: LIU Channel Control Register 2 (LIUCCR2)	Hex Address: 0x0F02	147
Table 130:: LIU Channel Control Register 3 (LIUCCR3)	Hex Address: 0x0F03	149
Table 131:: LIU Channel Control Interrupt Enable Register (LIUCCIER)	Hex Address: 0x0F04	
Table 132:: LIU Channel Control Status Register (LIUCCSR)	Hex Address: 0x0F05	153
Table 133:: LIU Channel Control Interrupt Status Register (LIUCCISR)	Hex Address: 0x0F06	156
Table 134:: LIU Channel Control Cable Loss Register (LIUCCCCR)	Hex Address: 0x0F07	
Table 135:: LIU Channel Control Arbitrary Register 1 (LIUCCAR1)	Hex Address: 0x0F08	158
Table 136:: LIU Channel Control Arbitrary Register 2 (LIUCCAR2)	Hex Address: 0x0F09	158
Table 137:: LIU Channel Control Arbitrary Register 3 (LIUCCAR3)	Hex Address: 0x0F0A	159
Table 138:: LIU Channel Control Arbitrary Register 4 (LIUCCAR4)	Hex Address: 0x0F0B	159
Table 139:: LIU Channel Control Arbitrary Register 5 (LIUCCAR5)	Hex Address: 0x0F0C	159
Table 140:: LIU Channel Control Arbitrary Register 6 (LIUCCAR6)	Hex Address: 0x0F0D	160
Table 141:: LIU Channel Control Arbitrary Register 7 (LIUCCAR7)	Hex Address: 0x0F0E	160
Table 142:: LIU Channel Control Arbitrary Register 8 (LIUCCAR8)	Hex Address: 0x0F0F	160
Table 143:: LIU Global Control Register 0 (LIUGCR0)	Hex Address: 0x0FE0	161
Table 144:: LIU Global Control Register 1 (LIUGCR1)	Hex Address: 0x0FE1	163
Table 145:: LIU Global Control Register 2 (LIUGCR2)	Hex Address: 0x0FE2	164
Table 146:: LIU Global Control Register 3 (LIUGCR3)	Hex Address: 0x0FE4	165
Table 147:: LIU Global Control Register 4 (LIUGCR4)	Hex Address: 0x0FE9	166
Table 148:: LIU Global Control Register 5 (LIUGCR5)	Hex Address: 0x0FEA	167
Table 135:: LIU Channel Control Arbitrary Register 1 (LIUCCAR2) Table 137:: LIU Channel Control Arbitrary Register 3 (LIUCCAR3) Table 138:: LIU Channel Control Arbitrary Register 4 (LIUCCAR4) Table 139:: LIU Channel Control Arbitrary Register 5 (LIUCCAR5) Table 140:: LIU Channel Control Arbitrary Register 5 (LIUCCAR6) Table 141:: LIU Channel Control Arbitrary Register 7 (LIUCCAR7) Table 142:: LIU Channel Control Arbitrary Register 8 (LIUCCAR8) Table 143:: LIU Global Control Register 0 (LIUGCR0) Table 144:: LIU Global Control Register 1 (LIUGCR1) Table 145:: LIU Global Control Register 2 (LIUGCR2) Table 146:: LIU Global Control Register 3 (LIUGCR3) Table 147:: LIU Global Control Register 4 (LIUGCR4) Table 148:: LIU Global Control Register 5 (LIUGCR5)	Panus of in this	



DESCRIPTION OF THE CONTROL REGISTERS - T1 MODE

All address on this register description is shown in HEX format.

TABLE 1: REGISTER SUMMARY

Function	SYMBOL	HEX
Control Registers (0x0100 - 0x01FF)		
Clock and Select Register	CSR	0x0100
Line Interface Control Register	LICR	0x0101
GPIO Control Register	GPIOCR	0x0102
Reserved	-	0x0103 - 0x0106
Framing Select Register	FSR	0x0107
Alarm Generation Register	AGR	0x0108
Synchronization MUX Register	SMR	0x0109
Transmit Signaling and Data Link Select Register	TSDLSR	0x010A
Framing Control Register	FCR	0x010B
Receive Signaling & Data Link Select Register	RSDLSR	0x010C
Receive Signaling Change Register 0	RSCR0	0x010D
Receive Signaling Change Register 1	RSCR1	0x010E
Receive Signaling Change Register 2	RSCR2	0x010F
Reserved - E1 mode only	Pens.	0x0110 - 0x0111
Receive In-Frame Register	RIFR	0x0112
Data Link Control Register 1	DLCR1	0x0113
Transmit Data Link Byte Count Register 1	TDLBCR1	0x0114
Receive Data Link Byte Count Register 1	RDLBCR1	0x0115
Slip Buffer Control Register	SBCR	0x0116
FIFO Latency Register	FIFOLR	0x0117
DMA 0 (Write) Configuration Register	D0WCR	0x0118
DMA 1 (Read) Configuration Register	D1RCR	0x0119
Interrupt Control Register	ICR	0x011A
LAPD Select Register	LAPDSR	0x011B
Customer Installation Alarm Generation Register	CIAGR	0x011C
Performance Report Control Register	PRCR	0x011D
Gapped Clock Control Register	GCCR	0x011E
Transmit Interface Control Register	TICR	0x0120
BERT Control & Status - Register 0	BERTCSR0	0x0121





Function	SYMBOL	HEX
Receive Interface Control Register	RICR	0x0122
BERT Control & Status - Register 1	BERTCSR1	0x0123
Loopback Code Control Register - Code 0	LCCR0	0x0124
Transmit Loopback Code Register	TLCR	0x0125
Receive Loopback Activation Code Register - Code 0	RLACR0	0x0126
Receive Loopback Deactivation Code Register - Code 0	RLDCR0	0x0127
Defect Detection Enable Register	DDER	0x0129
Loopback Code Control Register - Code 1	LCCR1	0x012A
Receive Loopback Activation Code Register - Code 1	RLACR1	0x012B
Receive Loopback Deactivation Code Register - Code 1	RLDCR1	0x012C
Loopback Code Control Register - Code 2	LCCR2	0x012D
Receive Loopback Activation Code Register - Code 2	RLACR2	0x012E
Receive Loopback Deactivation Code Register - Code 2	RLDCR2	0x012F
Reserved - E1 mode only	-	0x0130 - 0x013F
Transmit SPRM and NPRM Control Register	TSPRMCR	0x0142
Data Link Control Register 2	DLCR2	0x0143
Transmit Data Link Byte Count Register 2	TDLBCR2	0x0144
Receive Data Link Byte Count Register 2	RDLBCR2	0x0145
Data Link Control Register 3	DLCR3	0x0153
Transmit Data Link Byte Count Register 3	TDLBCR3	0x0154
Receive Data Link Byte Count Register 3	RDLBCR3	0x0155
BERT Control Register	BCR	o x0163
SSM BOC Control Register	BOCCR	ox0170
SSM Receive FDL Register	RFDLR	0x0171
SSM Receive FDL Match 1 Register	RFDLMR1	0x0172
SSM Receive FDL Match 2 Register	RFDLMR2	0x0173
SSM Receive FDL Match 3 Register	RFDLMR3	0x0174
SSM Transmit FDL Register	TFDLR	0x0175
SSM Transmit Byte Count Register	TBCR	0x0176
Device ID Register	DEVID	0x01FE
Revision Number Register	REVID	0x01FF
Time Slot (payload) Control (0x0300 - 0x03FF)		
Transmit Channel Control Register 0-23	TCCR 0-23	0x0300 - 0x0317



TABLE 1: REGISTER SUMMARY

Function	Symbol	HEX
Transmit User Code Register 0-23	TUCR 0-23	0x0320 - 0x0337
Transmit Signaling Control Register 0-23	TSCR 0-23	0x0340 - 0x0357
Receive Channel Control Register 0-23	RCCR 0-23	0x0360 - 0x0377
Receive User Code Register 0-23	RUCR 0-23	0x0380 - 0x0397
Receive Signaling Control Register 0-23	RSCR 0-23	0x03A0 - 0x03B7
Receive Substitution Signaling Register 0-23	RSSR 0-23	0x03C0 - 0x03D7
Receive Signaling Array (0x0500 - 0x051F)		
Receive Signaling Array Register 0	RSAR0-23	0x0500 - 0x0517
LAPDn Buffer 0		
LAPD Buffer 0 Control Register	LAPDBCR0	0x0600 - 0x0660
LAPDn Buffer 1		
LAPD Buffer 1 Control Register	LAPDBCR1	0x0700 - 0x0760
Performance Monitor		
Receive Line Code Violation Counter: MSB	RLCVCU	0x0900
Receive Line Code Violation Counter: LSB	RLCVCL	0x0901
Receive Frame Alignment Error Counter: MSB	RFAECU	0x0902
Receive Frame Alignment Error Counter: LSB	RFAECL	0x0903
Receive Severely Errored Frame Counter	RSEFC	0x0904
Receive Synchronization Bit (CRC-6) Error Counter: MSB	RSBBECU	0x0905
Receive Synchronization Bit (CRC-6) Error Counter: LSB	RSBBECL S	0x0906
Reserved - E1 Mode Only	6	0x0907 - 0x0908
Receive Slip Counter	RSC	0x0909
Receive Loss of Frame Counter	RLFC	0x090A
Receive Change of Frame Alignment Counter	RCOAC	0x090B
LAPD Frame Check Sequence Error counter 1	LFCSEC1	0x090C
PRBS bit Error Counter: MSB	PBECU	0x090D
PRBS bit Error Counter: LSB	PBECL	0x090E
Transmit Slip Counter	TSC	0x090F
Excessive Zero Violation Counter: MSB	EZVCU	0x0910
Excessive Zero Violation Counter: LSB	EZVCL	0x0911
LAPD Frame Check Sequence Error counter 2	LFCSEC2	0x091C

SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION



TABLE 1: REGISTER SUMMARY

Function	SYMBOL	HEX	
LAPD Frame Check Sequence Error counter 3	LFCSEC3	0x092C	
Interrupt Generation/Enable Register Address Map (0x0B00 - 0x0B41)			
Block Interrupt Status Register	BISR	0x0B00	
Block Interrupt Enable Register	BIER	0x0B01	
Alarm & Error Interrupt Status Register	AEISR	0x0B02	
Alarm & Error Interrupt Enable Register	AEIER	0x0B03	
Framer Interrupt Status Register	FISR	0x0B04	
Framer Interrupt Enable Register	FIER	0x0B05	
Data Link Status Register 1	DLSR1	0x0B06	
Data Link Interrupt Enable Register 1	DLIER1	0x0B07	
Slip Buffer Interrupt Status Register	SBISR	0x0B08	
Slip Buffer Interrupt Enable Register	SBIER	0x0B09	
Receive Loopback code Interrupt and Status Register	RLCISR	0x0B0A	
Receive Loopback code Interrupt Enable Register	RLCIER	0x0B0B	
Reserved - E1 Mode Only	-	0x0B0C - 0x0B0D	
Excessive Zero Status Register	EXZSR	0x0B0E	
Excessive Zero Enable Register	EXZER	0x0B0F	
SS7 Status Register for LAPD 1	\$\$7SR1	0x0B10	
SS7 Enable Register for LAPD 1	SS7ER1	0x0B11	
RxLOS/CRC Interrupt Status Register	RLCISR	0x0B12	
RxLOS/CRC Interrupt Enable Register	RLCIER	0x0B13	
Data Link Status Register 2	DLSR2	0x0B16	
Data Link Interrupt Enable Register 2	DLIER2	ox0B17	
SS7 Status Register for LAPD 2	SS7SR2	0x0B18	
SS7 Enable Register for LAPD 2	SS7ER2	0x0B19	
Data Link Status Register 3	DLSR3	0x0B26	
Data Link Interrupt Enable Register 3	DLIER3	0x0B27	
SS7 Status Register for LAPD 3	SS7SR3	0x0B28	
SS7 Enable Register for LAPD 3	SS7ER3	0x0B29	
Customer Installation Alarm Status Register	CIASR	0x0B40	
Customer Installation Alarm Interrupt Enable Register	CIAIER	0x0B41	
BOC Interrupt Status Register	BOCISR	0x0B70	
BOC Interrupt Enable Register	BOCIER	0x0B71	

SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

TABLE 1: REGISTER SUMMARY

Function	SYMBOL	HEX
Reserved	-	0x0B72 - 0x0B73
BOC Unstable Interrupt Status Register	BOCUSR	0x0B74
BOC Unstable Interrupt Enable Register	BOCUER	0x0B75
LIU Register Summary - Channel Control Registers	,	
LIU Channel Control Register 0	LIUCCR0	0x0F00
LIU Channel Control Register 1	LIUCCR1	0x0F01
LIU Channel Control Register 2	LIUCCR2	0x0F02
LIU Channel Control Register 3	LIUCCR3	0x0F03
LIU Channel Control Interrupt Enable Register	LIUCCIER	0x0F04
LIU Channel Control Status Register	LIUCCSR	0x0F05
LIU Channel Control Interrupt Status Register	LIUCCISR	0x0F06
LIU Channel Control Cable Loss Register	LIUCCCCR	0x0F07
LIU Channel Control Arbitrary Register 1	LIUCCAR1	0x0F08
LIU Channel Control Arbitrary Register 2	LIUCCAR2	0x0F09
LIU Channel Control Arbitrary Register 3	LIUCCAR3	0x0F0A
LIU Channel Control Arbitrary Register 4	LIUCCAR4	0x0F0B
LIU Channel Control Arbitrary Register 5	LIUCCAR5	0x0F0C
LIU Channel Control Arbitrary Register 6	LIUCCAR6	0x0F0D
LIU Channel Control Arbitrary Register 7	LIUCCAR7	0x0F0E
LIU Channel Control Arbitrary Register 8	LIUCCAR8	0x0F0F
Reserved	Sy act this	0x0F80 - 0x0FDF
LIU Register Summary - Global Control Registers	CO	
LIU Global Control Register 0	LIUGCR0	0x0FE0
LIU Global Control Register 1	LIUGCR1	0x0FE1
LIU Global Control Register 2	LIUGCR2	0x0FE2
LIU Global Control Register 3	LIUGCR3	0x0FE4
LIU Global Control Register 4	LIUGCR4	0x0FE9
LIU Global Control Register 5	LIUGCR5	0x0FEA
Reserved	-	0x0FEB - 0x0FFF





REV. 1.0.2

1.0 REGISTER DESCRIPTIONS - T1 MODE

All address on this register description is shown in HEX format

TABLE 2: CLOCK SELECT REGISTER(CSR)

Віт	Function	Түре	DEFAULT	Description-Operation
7	LCV Insert	R/W	0	Line Code Violation Insertion This bit is used to force a Line Code Violation (LCV) on the transmit output of TTIP/TRING. A "0" to "1" transition on this bit will cause a single LCV to be inserted on the transmit output of TTIP/TRING.
6	Set T1 Mode	R/W	0	T1 Mode select This bit is used to program the individual channel to operate in either T1 or E1 mode. 0 = Configures the selected channel to operate in E1 mode. 1 = Configures the selected channel to operate in T1 mode.
5	Sync All Transmit- ters to 8kHz	R/W	e du die	Sync All Transmit Framers to 8kHz This bit permits the user to configure the Transmit T1 Framer block to synchronize its "transmit output" frame alignment with the 8kHz signal that is derived from the MCLK PLL, as described below. 0 - Disables the "Sync all Transmit Framers to 8kHz" feature. 1 - Enables the "Sync all Transmit Framers to 8kHz" feature. Note: This bit is only active if the MCLK PLL is used as the "Timing Source" for the Transmit T1 Framer" blocks. CSS[1:0] of this register allows users to select the transmit source of the framer.
4	Clock Loss Detect	R/W	1	Clock Loss Detect Enable/Disable Select This bit enables a clock loss protection feature for the Framer whenever the recovered line clock is used as the timing source for the transmit section. If the LIU loses clock recovery, the Clock Distribution Block will detect this occurrence and automatically begin to use the internal clock derived from MCLK PLL as the Transmit source, until the LIU is able to regain clock recovery. 0 = Disables the clock loss protection feature. 1 = Enables the clock loss protection feature. Note: This bit needs to be enabled in order to detect the clock closs detection interrupt status (address: 0x0B00, bit 5)
3:2	Reserved	R/W	00	Reserved

TABLE 2: CLOCK SELECT REGISTER(CSR)

Віт	Function	Түре	DEFAULT		Description-Operation	
1:0	CSS[1:0]	R/W	01	These bits c and TxMSYI	ce Select elect the timing source for the Transr an also determine the direction of Tx NC in base rate operation mode (1.5- e (1.544MHz Clock Mode):	SERCLK, TxSYNC,
				CSS[1:0]	TRANSMIT SOURCE FOR THE TRANSMIT T1 FRAMER BLOCK	DIRECTION OF TXSERCLK
		3		00/11	Loop Timing Mode The recovered line clock is chosen as the timing source.	Output
	PARA	She	Odlick (01	External Timing Mode The Transmit Serial Input Clock from the TxSERCLK_n input pin is chosen as the timing source.	Input
		andn	dr.	10	Internal Timing Mode The MCLK PLL is chosen as the timing source.	Output
			nor	depe 0x01	YNC/TxMSYNC can be programme anding on the setting of SYNC INV bit 09, bit 4. Please see Register chronization Mux Register (SMR - 0x gh-Speed or multiplexed modes, TxSNC are all configured as INPUTS only	t in Register Address Description for the
				•	chronization Mux Register (SMR - 0x gh-Speed or multiplexed modes, TxS NC are all configured as INPUTS only	
					*	



REV. 1.0.2

TABLE 3: LINE INTERFACE CONTROL REGISTER (LICR)

Віт	Function	Түре	DEFAULT	Description-Operation
7	FORCE_LOS	R/W	0	Force Transmit LOS (To the Line Side) This bit permits the user to configure the transmit direction circuitry (within the channel) to transmit the LOS pattern to the remote terminal equipment, as described below. 0 - Configures the transmit direction circuitry to transmit "normal" traffic. 1 - Configures the transmit direction circuitry to transmit the LOS Pattern.
6	Reserved	R/W	0	Single Rail Mode This bit can only be set if the LIU Block is also set to single rail mode. See Register 0x0FE0, bit 7. 0 - Dual Rail 1 - Single Rail
5:4	LB[1:0]	R/W	OOJUG ON THE STREET	Framer Loopback Selection These bits are used to select any of the following loop-back modes for the framer section. For LIU loopback modes, see the LIU configuration registers. LB[1:0] TYPES OF LOOPBACK SELECTED
3:2	Reserved	R/W	0	Reserved





SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

REV. 1.0.2

TABLE 3: LINE INTERFACE CONTROL REGISTER (LICR)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
1	Encode B8ZS	R/W	0	Encode AMI or B8ZS/HDB3 Line Code Select This bit enables or disables the B8ZS/HDB3 encoder on the transmit path. 0 = Enables the B8ZS encoder. 1 = Disables the B8ZS encoder. Note: When B8ZS encoder is disabled, AMI line code is used.
0	Decode AMI/B8ZS	R/W	0	Decode AMI or B8ZS/HDB3 Line Code Select This bit enables or disables the B8ZS/HDB3 decoder on the receive path. 0 = Enables the B8ZS decoder. 1 = Disables the B8ZS decoder. Note: When B8ZS decoder is disabled, AMI line code is received.



REV. 1.0.2

TABLE 4: GENERAL PURPOSE INPUT/OUTPUT CONTROL REGISTER (GPIOCR)

HEX ADDRESS: 0x0102

Віт	Function	Түре	DEFAULT	Description-Operation
7-4	GPIO0_3DIR GPIO0_2DIR GPIO0_1DIR GPIO0_0DIR	R/W	1111	 GPIO0_3/GPIO0_2/GPIO0_1/GPIO0_0 Direction These bits permit the user to define the General Purpose I/O Pins, GPIO0_3/GPIO0_2/GPIO0_1/GPIO0_0 as either Input pins or Output pins, as described below. 0 - Configures GPIO0_3/GPIO0_2/GPIO0_1/GPIO0_0 to function as input pins. 1 - Configures GPIO0_3/GPIO0_2/GPIO0_1/GPIO0_0 to function as output pins. 1. If GPIO0_3/GPIO0_2/GPIO0_1/GPIO0_0 are configured to function as input pins, then the user can monitor the state of these input pins by reading out the state of Bit 3-0 (GPIO0_3/GPIO0_2/GPIO0_1/GPIO0_0) within this register. 2. If GPIO0_3/GPIO0_2/GPIO0_1/GPIO0_0 are configured to function as output pins, then the user can control the state of these output pins by writing the appropriate value into Bit 3-0
3-0	GPIO0_3 GPIO0_2 GPIO0_1 GPIO0_0	R/W	0000	(GPIO0_3/GPIO0_2/GPIO0_1/GPIO0_0) within this register. GPIO0_3/GPIO0_2/GPIO0_1/GPIO0_0 Control The exact function of this bit depends upon whether General Purpose I/O Pins, GPIO0_3/GPIO0_2/GPIO0_1/GPIO0_0 have been configured to function as input or output pins, as described below. If GPIO0_3/GPIO0_2/GPIO0_1/GPIO0_0 are configured to function as input pins: If GPIO0_3/GPIO0_2/GPIO0_1/GPIO0_0 are configured to function as input pins, then the user can monitor the state of the corresponding input pin by reading out the state of these bits. Note: If GPIO0_3/GPIO0_2/GPIO0_1/GPIO0_0 are configured to function as input pins, then writing to this particular register will have no effect on the state of this pin. If GPIO0_3/GPIO0_2/GPIO0_1/GPIO0_0 are configured to function as output pins: If GPIO0_3/GPIO0_2/GPIO0_1/GPIO0_0 are configured to function as output pins, then the user can control the state of the corresponding output pin by writing the appropriate value to these bits. Note: GPIO0_3/GPIO0_2/GPIO0_1/GPIO0_0 can be configured to function as input or output pins, by writing the appropriate value to Bit 7-4 (GPIO0_3DIR/GPIO0_2DIR/GPIO0_1DIR/GPIO0_0DIR) within this register.



TABLE 5: FRAMING SELECT REGISTER (FSR)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	Signaling update on Superframe Boundaries	R/W	0	Enable Robbed-Bit Signaling Update on Superframe Boundary on Both Transmit and Receive Direction
				This bit enables or disables robbed-bit signaling update on the superframe boundary for both the transmit and receive side of the framer.
				On the Receive Side:
				If signaling update is enabled, signaling data on the receive side (RxSIG pin and Signaling Array Register - RSAR) will be updated on the superframe boundary, otherwise, signaling data will be updated as soon as it is received.
		5		On the Transmit Side:
	data's a	Opp		If signaling update is enabled, any signaling data changes on the transmit side will be transmitted on the superframe boundary, otherwise, signaling data will be transmitted as soon as it is changed.
	3	he	Oly Control	0 - Disables the signaling update feature for both transmit and receive.
	Q.	7 (O)x	94 6	Enables the signaling update feature for both transmit and receive.
6	Force CRC Errors	R/W	0	Force CRC Errors (To the Line Side)
		70	20	This bit permits the user to force the Transmit T1 Framer block to transmit CRC errors within the outbound T1 data-stream, as depicted
		•	70.	below. 0 - Disables CRC error transmission on the outbound T1 stream.
			6	1 - Enables CRC error transmission on the outbound T1 stream.
5	J1_MODE	R/W	0	J Mode C
				This bit is used to configure the device in J1 mode. Once the device is configured in J1 mode, the following two changes will happen:
				CRC calculation is done in J1 format. The J1 CRC6 calcula-
				tion is based on the actual values of all 4632 bits in a T1 multi- frame including Fe bits instead of assuming all Fe bits to be a
				one in T1 format. 2. Receive and Transmit Yellow Alarm signal format is interpreted part the 11 standard (11 SE or 11 SES)
				preted per the J1 standard. (J1-SF or J1-ESF) 0 - Configures the device in T1 mode. (Default)
				1 - Configures the device in J1 mode.
				Note: Users can select between J1-SF or J1-ESF by setting this bit and the T1 Framing Mode Select Bits[2:0] (Bits 2-0 within this register).
4	ONEONLY	R/W	0	Allow Only One Sync Candidate
				This bit is used to specify one of the synchronization criteria that the Receive T1 Framer block employs.
				0 - Allows the Receive T1 Framer to select any one of the winners in
				the matching process when there are two or more valid synchronization patterns appear in the required time frame.
				Allows the Receive T1 Framer to declare success of match when there is only one candidate left in the required time frame.



REV. 1.0.2

TABLE 5: FRAMING SELECT REGISTER (FSR)

Віт	Function	Түре	DEFAULT		Descr	RIPTION-C	OPERATIO	N		
3	FASTSYNC	R/W	0	This bit is u Receive T1 enabled, th earlier. The with correct	nc Algorithm used to specify or 1 Framer block en ne Receive T1 Fra e table below spec t F-bits that the T "SYNC" when FA	nploys. I amer Blo cifies the 1 Receiv	f this "Fas ck will de number /e framer	ster Sync clare synd of consec must rec	Algorit chroniz cutive fi eive in	hm" is zation rames
					Framing		stSync = 0	FastS =	. I	
	~	1%			ESF		96	48	3	
	49	5 %	200		SF		48	24	4	
		SA	du		N		48	24	4	
	da she	On Ch	6.	SLC ® 96		48	24	4		
		10	700	0 - Disable 1 - Enables	s FASTSYNC fea s FASTSYNC feat					
2-0	FSI[2:0]	R/W	000	These three that the chartest 2 is MSI ferent fram three bits a NOTE: Chartest These three	g Mode Select [2] e bits permit the usernel is to operate B and Bit 0 is LSE ing formats that concordingly. anging Framing for Framer block to Framer Block to SF SF N T1DM SLC®96	iser to see in. 3. The focan be see	ollowing ta elected by on the fly'	able show y configur will caus	s the fi	ive dif- ese



TABLE 6: ALARM GENERATION REGISTER (AGR)

Віт	Function	TYPE	DEFAULT	Description-Operation
7	Yellow Alarm - One Second Rule	R/W	o Sheet on	 One-Second Yellow Alarm Rule Enforcement This bit is used to enforce the one-second yellow alarm rule according to the yellow alarm (RAI) transmission duration per the ANSI standards. If the one second alarm rule is enforced, the following will happen: RAI will be transmitted for at least one second for both ESF and SF. There must be a minimum of one second delay between termination of the first RAI and the initiation of a subsequent RAI. ALARM_ENB bit (see description of bit 6 of this register) controls the duration of RAI. YEL[0] & YEL[1] (see description of bits 5-4 of this register) controls the format of RAI. If the one second alarm rule is NOT enforced, the following will happen: RAI will be transmitted for at least one second for ESF and SF. Minimum one second delay between termination of the first RAI and the initiation of the subsequent RAI is NOT enforced. YEL[0] and YEL[1] bits (see description of bits 5-4 of this register) are used to control the duration AND the format of RAI transmission. The one-second yellow alarm rule is NOT enforced. The one-second yellow alarm rule is enforced. Note: When setting this bit to '0', yellow alarm transmission will be backward compatible with the XRT86L38 device. XRT86L38 does not support the one-second yellow alarm rule.
6	ALARM_ENB	R/W	0	Yellow Alarm Transmission Enable This bit is used to control the duration of yellow alarm (RAI) when the one-second yellow alarm rule is enforced (bit 7 of this register set to '1'). When the one-second yellow alarm rule is not enforced (bit 7 of this register set to '0'), the duration of the RAI is controlled by the YEL[0] and YEL[1] bits (bits 5-4 of this register). If the one-second alarm rule is enforced: 0 - Stop the transmission of yellow alarm (see description of bits 5-4). 1 - Start the transmission of yellow alarm (see description of bits 5-4). Note: This bit has no function if the one second alarm rule is not enforced.



REV. 1.0.2

TABLE 6: ALARM GENERATION REGISTER (AGR)

Віт	Function	Түре	DEFAULT		DESCRIPTION-OPERATION		
5-4	YEL[1:0]	R/W	00	Yellow Alarm (RAI) Duration and Format The exact function of these bits depends on whether or not the one-second yellow alarm rule is enforced. (Bit 7 of this register). The decoding of these bits are explained in Table 7 and Table 8 below. Table 7: Yellow Alarm Duration and Format when one second rule is not second.			
				VEL 14 01	ENFORCED		
				YEL[1:0]	YELLOW ALARM DURATION AND FORMAT Disable the transmission of yellow alarm		
					•		
			And she and	01	SF or N mode: RAI is transmitted as bit 2 = 0 (second MSB) in all DS0 data channel. T1DM mode: RAI is transmitted as Y-bit = 0 (6th bit in the SYNC byte). ESF mode: 1. If YEL[0] bit is set 'high' for a duration shorter or equal to the time required to transmit 255 patterns of 1111_1111_0000_0000 on the 4-kbit/s data link bits (M1-M12), RAI is transmitted for 255 patterns.of 1111_1111_0000_0000 (approximately 1 second) 2. If YEL[0] bit is set 'high' for a duration longer than the time required to transmit 255 patterns of 1111_1111_0000_0000 on the 4-kbit/s data link bits (M1-M12), RAI transmission continues until YEL[0] bit set 'low'. 3. If YEL[0] bit forms another pulse during the RAI transmission, it resets the pattern counter and extends the RAI duration for another 255 patterns of 1111_1111_0000_0000. (approximately 1 second) SF mode: RAI is transmitted as a 1" in the Fs bit of frame 12 (This is RAI for J1 SF standard). T1DM mode: RAI is controlled by the duration of YEL[1] bit. This allows continuous RAI of any length. SF, N, and T1DM mode: RAI format is the same as described above when YEL[1:0] is set to'01'. ESF mode: RAI duration is the same as described above when YEL[1:0] is set to'01', except that format of RAI is transmitted as 255 patterns of		
					1111_1111_1111 (sixteen ones) on the 4kbits/s data link bits instead of 255 patterns of 1111_1111_0000_0000. Note: 255 patterns of 1111_1111_1111 is the J1 ESF RAI standard)		



SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

TABLE 6: ALARM GENERATION REGISTER (AGR)

Віт	FUNCTION	TYPE	DEFAULT		DESCRIPTION-OPERATION	
5-4	YEL[1:0]	R/W	00	(Continued)		
				TABLE	8: YELLOW ALARM FORMAT WHEN ONE SECOND RULE IS ENFORCED	
				YEL[1:0]	YELLOW ALARM FORMAT	
				00	Disable the transmission of yellow alarm	
		Value of the second of the sec	the special m	10 11	SF or N mode: RAI is transmitted as bit 2 = 0 (second MSB) in all DS0 data channel. T1DM mode: RAI is transmitted as Y-bit = 0 (6th bit in the SYNC byte). ESF mode: YEL[1:0] controls the format of RAI. When YEL[1:0] is set to'01', RAI is transmitted as 255 patterns of 1111_1111_0000_0000 on the 4-kbit/s data link (M1-M12) (approximately 1 second). ALARM_ENB (Bit 6 of this register) controls the duration of RAI as described below: 1. If ALARM_ENB bit is set 'high' for a duration shorter or equal to the time required to transmit 255 pattern of 1111_1111_0000_0000 on the 4-kbit/s data link (M1-M12), RAI is transmitted for 255 patterns. (approximately 1 second) 2. If ALARM_ENB bit is set 'high' for a duration longer than the time required to transmit 255 patterns of 1111_111_111_0000_0000 on the 4-kbit/s data link (M1-M12), RAI continues until ALARM_ENB bit is set 'low'. 3. If ALARM_ENB forms another pulse during an alarm transmission, it resets the pattern counter and extends the RAI duration for another 255 patterns.(approximately 1 second) NOTE: A minimum of one second delay between termination of the first RAI and the initiation of a subsequent RAI is enforced. SF mode: RAI is transmitted as Y-bit = 0 (6th bit in the SYNC byte). ESF mode: RAI is controlled by the duration of ALARM_ENB bit. This allows continuous RAI of any length. SF, N, and T1DM mode: RAI format is the same as described above when YEL[1:0] is set to'01', except that format of RAI is transmitted as 255 patterns of 1111_1111_1111_1111 on the 4kbits/s data link bits (J1 ESF standard) instead of 255 patterns of 1111_1111_10000_0000.	



TABLE 6: ALARM GENERATION REGISTER (AGR) HEX ADDRESS: 0x0108

Віт	Function	Түре	DEFAULT		DESCRIPTION-OPERATION	
3-2	Transmit AIS Pattern Select[1:0]	R/W	00	These two bits p 1. To select the a transmit to the r 2. To command	attern Select[1:0]: permit the user to do the following. appropriate AIS Pattern that the Transmit T1 Framer block we emote terminal equipment, and (via Software Control) the Transmit T1 Framer block to translis Pattern to the remote terminal equipment, as depicted be	smit
				AISG[1:0]	Types of AIS Patterns Transmitted	
			1	00/10	Disable AIS Alarm Generation The Transmit T1 Framer block will transmit "normal" T1 traffic to the remote terminal equipment.	
			The Sh	01	Enable Unframed AIS Alarm Generation Transmit T1 Framer block will transmit an Unframed All Ones Pattern, as an AIS Pattern.	
			an	OF THE	Enable Framed AIS Alarm Generation Transmit T1 Framer block will transmit a Framed, All Ones Pattern, as the AIS Pattern.	
					mal operation (e.g., to configure the Transmit T1 Framer bl normal T1 traffic) the user should set this bit to "[X, 0]"	ock to
1-0	AIS Defect Declaration Criteria [1:0]	R/W	00	These bits perm	claration Criteria[1:0]: If the user to specify the types of AIS Patterns that the Receivest detect before it will declare the AIS defect condition.	ve T1
				AISD[1:0]	AlS Defect Declaration Criteria	
				00/10	AIS Detection Disabled AIS Defect Condition will NOT be declared.	
				01	Enable Unframed and Framed AIS Alarm Detection ReceiveT1 Framer block will detect both Unframed and Framed AIS pattern	
				11	Enable Framed AIS Alarm Detection Receive T1 Framer block will detect only Framed AIS pattern	



SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

TABLE 9: SYNCHRONIZATION MUX REGISTER (SMR)

Віт	Function	Түре	DEFAULT	Description-Operation
7	Reserved	-	-	Reserved
6	MFRAMEALIGN	R/W	0	Transmit Multiframe Sync Alignment This bit forces Transmit T1 framer block to align with the backplane multiframe boundary (TxMSYNC_n). 0 = Do not force the transmit T1 framer block to align with the TxM-SYNC signal. 1 = Force the transmit T1 framer block to align with the TxMSYNC signal. Note: This bit is not used in base rate (1.544MHz Clock) mode.
5	MSYNC	R/W	o Oucrope no Porto	Transmit Super Frame Boundary This bit provides an option to use the transmit single frame boundary (TxSYNC) as the transmit multi-frame boundary (TxMSYNC) in high speed or multiplexed modes. In 1.544MHz clock mode (base rate), the TxMSYNC is used as the transmit superframe boundary, in other clock modes (i.e. high speed or multiplexed modes), TxMSYNC is used as an input transmit clock for the backplane interface. 0 = Configures the TxSYNC as a single frame boundary. 1 = Configures the TxSYNC as a superframe boundary (TxMSYNC) in high-speed or multiplexed mode. NOTE: This bit is not used in base rate (1.544MHz Clock) mode.





TABLE 9: SYNCHRONIZATION MUX REGISTER (SMR	TABLE 9:	SYNCHRONIZATION	MUX	REGISTER	(SMR
--	----------	------------------------	-----	----------	------

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
4	Transmit Frame Sync Select	R/W She she	o product the transfer to	Transmit Frame Sync Select This bit permits the user to configure the System-Side Terminal Equipment or the T1 Transmit Framer to dictate whenever the Transmit T1 Framer block will initiate its generation and transmission of the very next T1 frame. If the system side controls, then all of the following will be true. 1. The corresponding TxSync_n and TxMSync_n pins will function as input pins. 2. The Transmit T1 Framer block will initiate its generation of a new T1 frame whenever it samples the corresponding "TxSync_n" input pin "high" (via the TxSerClk_n input clock signal). 3. The Transmit T1 Framer block will initiate its generation of a new Multiframe whenever it samples the corresponding "TxMSync_n" input pin "high". This bit can also be used to select the direction of the transmit single frame boundary (TxSYNC) and multi-frame boundary (TxMSYNC) depending on whether TxSERCLK is chosen as the timing source for the transmit section of the framer. (CSS[1:0] = 01 in register 0x0100) If TxSERCLK is chosen as the timing source: 0 = Configures TxSYNC and TxMSYNC as outputs. (Chip Controls) 1 = Configures TxSYNC and TxMSYNC as outputs. (Chip Controls) If either Recovered Line Clock, MCLK PLL is chosen as the timing source: 0 = Configures TxSYNC and TxMSYNC as outputs. (Chip Controls) 1 = Configures TxSYNC and TxMSYNC as inputs. (System Side Controls) Note: TxSERCLK is chosen as the transmit clock if CSS[1:0] of the Clock Select Register (Register Address: 0x0100) is set to b01. Recovered Clock is chosen as the transmit clock if CSS[1:0] is set to b00 or b11; Internal Clock is chosen as the transmit clock if CSS[1:0] is set to b10.
3 - 2	Reserved	-	-	Reserved Cy 1/2





TABLE 9: SYNCHRONIZATION MUX REGISTER (SMR)

|--|

Віт	Function	Түре	DEFAULT	Description-Operation
1	CRC-6 Bits Source Select	R/W	0	CRC-6 Bits Source Select This bit permits the user to specify the source of the CRC-6 bits, within the outbound T1 data-stream, as depicted below. 0 - Configures the Transmit T1 Framer block to internally compute and insert the CRC-6 bits within the outbound T1 data-stream. 1 - Configures the Transmit T1 Framer block to externally accept data from the TxSer_n input pin, and to insert this data into the CRC-6 bits within the outbound T1 data-stream. This bit is ignored if CRC Multiframe Alignment is disabled
0	Framing Bits Source Select	R/W	O OUCE OF DO TO TO TO	Framing Bits Source Select This bit is used to specify the source for the Framing bits that will be inserted into the outbound T1 frames. The Framing bits can be generated internally or inserted from the transmit serial input pin. (TxSER_n input pin) 0 = Configures the Transmit T1 Framer block to internally generate and insert the Framing bits into the outbound T1 data stream. 1 = Configures the Transmit T1 Framer block to externally accept framing bits from the TxSer_n input pin, and to insert this data to the outbound T1 data-stream.

REV. 1.0.2

TABLE 10: TRANSMIT SIGNALING AND DATA LINK SELECT REGISTER (TSDLSR)

HEX ADDRESS:0x010A

Віт	Function	Түре	DEFAULT		DESCRIPTION-OPERATION												
7	Reserved	-	-	Reserved													
6	Reserved	-	-	Reserved													
5-4	TxDLBW[1:0]	R/W	Transmit Data Link Bandwidth[1:0] These two bits are used to select the bandwidth for data link me sage transmission. Data Link messages can be transmitted at a 4kHz rate or at a 2kHz rate on odd or even framing bits depending the configuration of these three bits. The table below specifies the four different configurations.														
	~	13		TxDLBW[1:0]	TRANSMIT DATA LINK BANDWIDTH SELECTED												
	49	9 6	200	00	Data link bits are inserted in every frame. Facility Data Link Bits (FDL) is a 4kHz data link channel.												
		The Product are and may no	Of dro	The Office	She of or	01	Data link bits are inserted in every other frame. Facility Data Link Bits (FDL) is a 2kHz data link channel carried by odd framing bits (Frames 1,5,9)										
			Mayn	Mayn	Mayno	May no	May no	Mayno	May no	Mayno	Mayne			Mayne	May no	nay no long	10n0du
				6 40x	Reserved												
				and N fi	only applies to T1 ESF framing format. For SLC96 raming formats, FDL is a 4kHz data link channel. For FDL is a 8kHz data link channel.												
3-2	TxDE[1:0]	R/W	00		imeSlot Source Select[1:0]:												
	TABL[1.0]			specify the source for transmit D/E time slots. The ws the different sources from which D/E time slots													
				TxDE[1:0]	Source for Transmit D/E TimesLots												
					TxSER_n input pin - The D/E time slots are inserted from the transmit serial data input pin (TxSER_n) pin.												
					Transmit LAPD Controller - The D/E time slots are inserted from LAPD Controller.												
				10	Reserved												
					TxFRTD_n - The D/E time slots are inserted from the transmit fractional input pin.												



SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

TABLE 10: TRANSMIT SIGNALING AND DATA LINK SELECT REGISTER (TSDLSR)

HEX ADDRESS:0x010A

Віт	Function	Түре	DEFAULT		DESCRIPTION-OPERATION
1-0	TxDL[1:0]	R/W	00	These two bits inserted in the	a Link Source Select [1:0] specify the source for data link bits that will be outbound T1 frames. The table below shows the three es from which data link bits can be inserted.
				TxDL[1:0]	SOURCE FOR DATA LINK BITS
				00	Transmit LAPD Controller #1 / SLC96 Buffer - The Data Link bits are inserted from the Transmit LAPD Controller #1 or SLC96 Buffer. Note: LAPD Controller #1 is the only LAPD controller that can be used to transport LAPD messages through the data link bits
	O'a ta	Dro	%,	01	TxSER_n input pin - The Data Link bits are inserted from the transmit serial data input pin (TxSER_n) pin.
	0	O P	7Cx	10	TxOH_n input pin - The Data Link bits are inserted from the transmit overhead input pin. (TxOH_n)
		10/2	0	11	Data Link bits are forced to 1.
			roto	onger bell	TxOH_n input pin - The Data Link bits are inserted from the transmit overhead input pin. (TxOH_n) Data Link bits are forced to 1.



HEX ADDRESS: 0x010B

REV. 1.0.2

TABLE 11: FRAMING CONTROL REGISTER (FCR)

Віт	Function	Түре	DEFAULT	Description-Operation
7	Reframe	R/W	0	Force Reframe A '0' to '1' transition will force the Receive T1 Framer to restart the synchronization process. This bit field is automatically cleared (set to 0) after frame synchronization is reached.
6	Framing with CRC Checking	R/W	1 Drock	Framing with CRC Checking in ESF This bit permits the user to include CRC verification as a part of the "T1/ESF Framing Alignment" process. If the user enables this feature, then the Receive T1 Framer block will also check and verify that the incoming T1 data-stream contains correct CRC data, prior to declaring the "In-Frame" condition. 0 - CRC Verification is NOT included in the "Framing Alignment" process. 1 - Receive T1 Framer block will also check for correct CRC values prior to declaring the "In-Frame" condition.
5-3	LOF Tolerance[2:0]	R/W	000 4 7 May	LOF Defect Declaration Tolerance[2:0]: These bits along with the LOF_RANGE[2:0] bits are used to define the LOF Defect Declaration criteria. The Receive T1 Framer block will declare the LOF defect condition anytime it detects "LOF_Tolerance[2:0]" out of "LOF_Range[2:0] framing bit errors within the incoming T1 data-stream. The recommended LOF_TOLR value is 2. Note: A "0" value for LOF_TOLR is internally blocked. A LOF_TOLR value must be specified.
2-0	LOF_Range[2:0]	R/W	011	LOF Defect Declaration Range[2:0]: These bits along with the "LOF_Tolerance[2:0] bits are used to define the "LOF Defect Declaration" criteria. The Receive T1 Framer block will declare the LOF Defect condition anytime it has received "LOF_Tolerance[2:0] out of "LOF_Range[2:0] framing bit errors, within the incoming T1 data-stream. The recommended LOF_ANG value is 5. Note: A "0" value for LOF_RANG is internally blocked. A LOF_RANG value must be specified.

HEX ADDRESS: 0x010C



TABLE 12: RECEIVE SIGNALING & DATA LINK SELECT REGISTER (RSDLSR)

Віт	Function	Түре	DEFAULT		DESCRIPTION-OPERATION		
7	Reserved	-	-	Reserved	Reserved		
6	Reserved	-	-	Reserved			
5-4	RxDLBW[1:0]	R/W	00	These two bits se Data Link messag on odd or even fra	nk Bandwidth[1:0]: lect the bandwidth for data link message reception. ges can be received at a 4kHz rate or at a 2kHz rate aming bits depending on the configuration of these low specifies the different configurations.		
		>		RxDLBW[1:0]	RECEIVE DATA LINK BANDWIDTH SELECTED		
	O'S P	5/0/	o _c	00	Received Data link bits are extracted in every frame. Facility Data Link Bits (FDL) is a 4kHz data link channel.		
		and	Oduct () ay no	01	Received Data link bits are extracted in every other frame. Facility Data Link Bits (FDL) is a 2kHz data link channel carried by odd framing bits (Frames 1,5,9)		
			Ay non	6ng cis	Received Data link bits are extracted in every other frame. Facility Data Link Bits (FDL) is a 2kHz data link channel carried by even framing bits (Frames 3,7,11)		
				11/	Reserved		
				N framing	nly applies to T1 ESF framing format. For SLC96 and g formats, FDL is a 4kHz data link channel. For T1DM, 8kHz data link channel.		
3-2	RxDE[1:0]	R/W	00	These bits permit	e-Slot Destination Select[1:0]: the user to specify the "destination" circuitry that will ess the D/E-Time-slot within the incoming T1 data-		
				RxDE[1:0]	DESTINATION CIRCUITRY FOR RECEIVE D/E TIME-SLOT		
				00	RxSER_n output pin - The D/E time slots are output to the receive serial data output pin (RxSER_n) pin.		
				01	Receive LAPD Controller Block - The D/E time slots are output to Receive LAPD Controller Block.		
				10	Reserved		
				11	RxFRTD_n output pin- The D/E time slots are output to the receive fractional output pin.		





HEX ADDRESS: 0x010C

REV. 1.0.2

TABLE 12: RECEIVE SIGNALING & DATA LINK SELECT REGISTER (RSDLSR)

Віт	Function	Түре	DEFAULT		Description-Operation				
1-0	RxDL[1:0]	R/W	00	These bits specif	nk Destination Select[1:0]: y the destination circuitry, that is used to process the vithin the incoming T1 data-stream.				
				RxDL[1:0]	DESTINATION CIRCUITRY FOR RECEIVE DATA-LINK				
		or the		00	Receive LAPD Controller Block # 1 and RxSER_n - The Data Link bits are routed to the Receive LAPD Controller block #1 and the RxSER_n output pin Note: LAPD Controller #1 is the only LAPD controller that can be used to extract LAPD messages through the data link bits				
		1910	Dron	01	RxSER_n- The Data Link bits are routed to the RxSER_n output pin.				
			See All	Op Olio	Op Of	Tee, 44	The Droduc	10 RxOH_n and RxSE routed to the RxOH	RxOH_n and RxSER_n - The Data Link bits are routed to the RxOH_n and RxSER_n output pins.
		9/7	y dro	O 11	Data Link bits are forced to 1.				
			no	no Prox					
				or be order	Data Link bits are forced to 1.				

HEX ADDRESS: 0x010D

HEX ADDRESS: 0x010E



TABLE 13: RECEIVE SIGNALING CHANGE REGISTER 0 (RSCR 0)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION		
7	Ch. 0	RUR	0	These bits indicate whether the Channel Associated signaling data, associated with Time-Slots 0 through 7 within the incoming T1 data-		
6	Ch. 1	RUR	0	stream, has changed since the last read of this register, as depicted		
5	Ch.2	RUR	0	below. 0 - CAS data (for Time-slots 0 through 7) has NOT changed since the		
4	Ch.3	RUR	0	last read of this register.		
3	Ch.4	RUR	0	1 - CAS data (for Time-slots 0 through 7) HAS changed since the last read of this register.		
2	Ch.5	RUR	0	Notes: This register is only active if the incoming T1 data-stream using Channel Associated Signaling.		
1	Ch.6	RUR	0	using Chainlei Associated Signaling.		
0	Ch.7	RUR	0			

TABLE 14: RECEIVE SIGNALING CHANGE REGISTER 1(RSCR 1)

Віт	Function	Түре	DEFAULT	Description-Operation
7	Ch.8	RUR	90	These bits indicate whether the Channel Associated signaling data,
6	Ch.9	RUR	0.70	associated with Time-Slots 8 through 15 within the incoming T1 data- stream, has changed since the last read of this register, as depicted
5	Ch.10	RUR	0	below. O CAS data (for Time-slots 8 through 15) has NOT changed since the
4	Ch.11	RUR	00,	last read of this register.
3	Ch.12	RUR	0	1 - CAS data (for Time-slots 8 through 15) HAS changed since the last read of this register.
2	Ch.13	RUR	0	This register is only active if the incoming T1 data-stream is using Channel Associated Signaling.
1	Ch.14	RUR	0	Chamel Associated Signaling.
0	Ch.15	RUR	0	of ap ed.

TABLE 15: RECEIVE SIGNALING CHANGE REGISTER 2 (RSCR 2)

TABLE 15: RECEIVE SIGNALING CHANGE REGISTER 2 (RSCR 2) HEX ADDRESS: 0x0								
Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION				
7	Ch.16	RUR	0	These bits indicate whether the Channel Associated signaling data, associ-				
6	Ch.17	RUR	0	ated with Time-Slots 16 through 23 within the incoming T1 data-stream, has changed since the last read of this register, as depicted below.				
5	Ch.18	RUR	0	0 - CAS data (for Time-slots 16 through 23) has NOT changed since the last read of this register.				
4	Ch.19	RUR	0	1 - CAS data (for Time-slots 16 through 23) HAS changed since the last read				
3	Ch.20	RUR	0	of this register. Note: This register is only active if the incoming T1 data-stream is using				
2	Ch.21	RUR	0	Channel Associated Signaling.				
1	Ch.22	RUR	0					
0	Ch.23	RUR	0					

HEX ADDRESS: 0x0113

REV. 1.0.2

TABLE 16: RECEIVE IN FRAME REGISTER (RIFR)

Віт	Function	TYPE	DEFAULT	DESCRIPTION-OPERATION
7	In Frame	RO	0	In Frame State This READ-ONLY bit indicates whether the Receive T1 Framer block is currently declaring the "In-Frame" condition with the incoming T1 datastream. 0 - Indicates that the Receive T1 Framer block is currently declaring the LOF (Loss of Frame) Defect condition. 1 - Indicates that the Receive T1 Framer block is currently declaring itself to be in the "In-Frame" condition.
6-0	Reserved	-	-	Reserved (E1 Mode Only)

TABLE 17: DATA LINK CONTROL REGISTER (DLCR1)

Dir	Function	Otvar	Description	December Open ation
Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	SLC-96 Data Link Enable	R/W	of dreft	SLC®96 DataLink Enable This bit permits the user to configure the channel to support the transmission and reception of the "SLC-96 type" of data-link message. 0 - Channel does not support the transmission and reception of "SLC-96" type of data-link messages. Regular SF framing bits will be transmitted. 1 - Channel supports the transmission and reception of the "SLC-96" type of data-link messages. This bit is only active if the channel has been configured to operate in either the SLC-96 or the ESF Framing formats.
6	MOS ABORT Disable	R/W	0	MOS ABORT Disable: This bit permits the user to either enable or disable the "Automatic MOS ABORT" feature within Transmit HDLC Controller # 1. If the user enables this feature, then Transmit HDLC Controller block # 1 will automatically transmit the ABORT Sequence (e.g., a zero followed by a string of 7 consecutive "1s") whenever it abruptly transitions from transmitting a MOS type of message, to transmitting a BOS type of message. If the user disables this feature, then the Transmit HDLC Controller Block # 1 will NOT transmit the ABORT sequence, whenever it abruptly transitions from transmitting a MOS-type of message to transmitting a BOS-type of message. 0 - Enables the "Automatic MOS Abort" feature 1 - Disables the "Automatic MOS Abort" feature
5	Rx_FCS_DIS	R/W	0	Receive Frame Check Sequence (FCS) Verification Enable/Disable This bit permits the user to configure the Receive HDLC Controller Block # 1 to compute and verify the FCS value within each incoming LAPD message frame. 0 - Enables FCS Verification 1 - Disables FCS Verification



SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

TABLE 17: DATA LINK CONTROL REGISTER (DLCR1)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
4	AutoRx	R/W	0	Auto Receive LAPD Message This bit configures the Receive HDLC Controller Block #1 to discard any incoming BOS or LAPD Message frame that exactly match which is currently stored in the Receive HDLC1 buffer. 0 = Disables this "AUTO DISCARD" feature 1 = Enables this "AUTO DISCARD" feature.
3	Tx_ABORT	R/W	0	Transmit ABORT This bit configures the Transmit HDLC Controller Block #1 to transmit an ABORT sequence (string of 7 or more consecutive 1's) to the Remote terminal. 0 - Configures the Transmit HDLC Controller Block # 1 to function normally (e.g., not transmit the ABORT sequence). 1 - Configures the Transmit HDLC Controller block # 1 to transmit the ABORT Sequence.
2	Tx_IDLE	R/W	THE NOTE OF THE PROPERTY OF TH	Transmit Idle (Flag Sequence Byte) This bit configures the Transmit HDLC Controller Block #1 to unconditionally transmit a repeating string of Flag Sequence octets (0X7E) in the data link channel to the Remote terminal. In normal conditions, the Transmit HDLC Controller block will repeatedly transmit the Flag Sequence octet whenever there is no MOS message to transmit to the remote terminal equipment. However, if the user invokes this "Transmit Idle Sequence" feature, then the Transmit HDLC Controller block will UNCONDITIONALLY transmit a repeating stream of the Flag Sequence octet (thereby overwriting all outbound MOS data-link messages). 0 - Configures the Transmit HDLC Controller Block # 1 to transmit data-link information in a "normal" manner. 1 - Configures the Transmit HDLC Controller block # 1 to transmit a repeating string of Flag Sequence Octets (0x7E). Note: This bit—is ignored if the Transmit HDLC1 controller is operating in the BOS Mode - bit 0 (MOS/BOS) within this register is set to 0.





REV. 1.0.2

TABLE 17: DATA LINK CONTROL REGISTER (DLCR1)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
1	Tx_FCS_EN	R/W	0	Transmit LAPD Message with Frame Check Sequence (FCS) This bit permits the user to configure the Transmit HDLC Controller block # 1 to compute and append FCS octets to the "back-end" of each outbound MOS data-link message.
				0 - Configures the Transmit HDLC Controller block # 1 to NOT compute and append the FCS octets to the back-end of each outbound MOS data-link message.
				1 - Configures the Transmit HDLC Controller block # 1 TO COM- PUTE and append the FCS octets to the back-end of each outbound MOS data-link message.
	%	Me		Note: This bit is ignored if the transmit HDLC1 controller has been configured to operate in the BOS mode - bit 0 (MOS/BOS) within this register is set to 0.
0	MOS/BOS	R/W	0	Message Oriented Signaling/Bit Oriented Signaling Send
		SA	Oduc	This bit permits the user to enable LAPD transmission through HDLC Controller Block # 1 using either BOS (Bit-Oriented Signaling) or MOS (Message-Oriented Signaling) frames.
		9/2	9,	Transmit HDLC Controller block # 1 BOS message Send. Transmit HDLC Controller block # 1 MOS message Send.
		10	7 .6	Note: This is not an Enable bit. This bit must be set to "0" each time
		· ·	20, 1	a BOS is to be sent.
			no	0 - Transmit HDLC Controller block # 1 BOS message Send. 1 - Transmit HDLC Controller block # 1 MOS message Send. Note: This is not an Enable bit. This bit must be set to "0" each time a BOS is to be sent.
				S) Returned



TABLE 18: TRANSMIT DATA LINK BYTE COUNT REGISTER (TDLBCR1)

Віт	Function	Түре	DEFAULT	Description-Operation
7	TxHDLC1 BUFAvail/BUFSel	R/W	Oluci Or not be	Transmit HDLC1 Buffer Available/Buffer Select This bit has different functions, depending upon whether the user is writing to or reading from this register, as depicted below. If the user is writing data into this register bit: 0 - Configures the Transmit HDLC1 Controller to read out and transmit the data, residing within "Transmit HDLC1 Buffer # 0", via the Data Link channel to the remote terminal equipment. 1 - Configures the Transmit HDLC1 Controller to read out and transmit the data, residing within the "Transmit HDLC1 Buffer #1", via the Data Link channel to the remote terminal equipment. If the user is reading data from this register bit: 0 - Indicates that "Transmit HDLC1 Buffer # 0" is the next available buffer. In this case, if the user wishes to write in the contents of a new "outbound" Data Link Message into the Transmit HDLC1 Message Buffer, he/she should proceed to write this message into "Transmit HDLC1 Buffer # 0" - Address location: 0x0600. 1 - Indicates that "Transmit HDLC1 Buffer # 1" is the next available buffer. In this case, if the user wishes to write in the contents of a new "outbound" Data Link Message into the Transmit HDLC1 Message Buffer, he/she should proceed to write this message into "Transmit HDLC1 Buffer # 1" - Address location: 0x0700. Note: If one of these Transmit HDLC1 buffers contain a message which has yet to be completely read-in and processed for transmission by the Transmit HDLC1 controller, then this bit will automatically reflect the value corresponding to the next available buffer when it is read. Changing this bit to the in-use buffer is not permitted.
6-0	TDLBC[6:0]	R/W	0000000	Transmit HDLC1 Message - Byte Count The exact function of these bits depends on whether the Transmit HDLC 1 Controller is configured to transmit MOS or BOS messages to the Remote Terminal Equipment. In BOS MODE: These bit fields contain the number of repetitions the BOS message must be transmitted before the Transmit HDLC1 controller generates the Transmit End of Transfer (TxEOT) interrupt and halts transmission. If these fields are set to 00000000, then the BOS message will be transmitted for an indefinite number of times. In MOS MODE: These bit fields contain the length, in number of octets, of the message to be transmitted. The length of MOS message specified in these bits include header bytes such as the SAPI, TEI, Control field, however, it does not include the FCS bytes.



REV. 1.0.2

TABLE 19: RECEIVE DATA LINK BYTE COUNT REGISTER (RDLBCR1)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	RBUFPTR	R/W	0	Receive HDLC1 Buffer-Pointer This bit Identifies which Receive HDLC1 buffer contains the most recently received HDLC1 message. 0 - Indicates that Receive HDLC1 Buffer # 0 contains the contents of the most recently received HDLC message. 1 - Indicates that Receive HDLC1 Buffer # 1 contains the contents of the most recently received HDLC message.
6-0	RDLBC[6:0]	R/W	0000000	Receive HDLC Message - byte count The exact function of these bits depends on whether the Receive HDLC Controller Block #1 is configured to receive MOS or BOS messages. In BOS Mode: These seven bits contain the number of repetitions the BOS message must be received before the Receive HDLC1 controller generates the Receive End of Transfer (RxEOT) interrupt. If these bits are set to "0000000", the message will be received indefinitely and no Receive End of Transfer (RxEOT) interrupt will be generated. In MOS Mode: These seven bits contain the size in bytes of the HDLC1 message that has been received and written into the Receive HDLC buffer. The length of MOS message shown in these bits include header bytes such as the SAPI, TEI, Control field, AND the FCS bytes.
				OBS TROUTED



TABLE 20: SLIP BUFFER CONTROL REGISTER (SBCR)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	TxSB_ISFIFO	R/W	0	Transmit Slip Buffer Mode This bit permits the user to configure the Transmit Slip Buffer to function as either "Slip-Buffer" Mode, or as a "FIFO", as depicted below. 0 - Configures the Transmit Slip Buffer to function as a "Slip-Buffer". 1 - Configures the Transmit Slip Buffer to function as a "FIFO". Note: Transmit slip buffer is only used in high-speed or multiplexed mode where TxSERCLKn must be configured as inputs only. Users must make sure that the "Transmit Direction" timing (i.e. TxMSYNC) and the TxSerClk input clock signal are synchronous to prevent any transmit slips from occuring. Note: The data latency is dictated by FIFO Latency in the FIFO Latency Register (register 0x0117).
6-5	Reserved	(A)	0/0-	Reserved
4	SB_FORCESF	R/W	O O L	Force Signaling Freeze This bit permits the user to freeze any signaling update on the RxSIGn output pin as well as the Receive Signaling Array Register -RSAR (0x0500-0x051F) until this bit is cleared. 0 = Signaling on RxSIG and RSAR is updated immediately. 1 = Signaling on RxSIG and RSAR is not updated until this bit is set to '0'.
3	SB_SFENB	R/W	0	Signal Freeze Enable Upon Buffer Slips This bit enables signaling freeze for one multiframe after the receive buffer slips. If signaling freeze is enabled, then the "Receive Channel" will freeze all signaling updates on RxSIG pin and RSAR (0x0500-0x051F) for at least "one-multiframe" period, after a "slip-event" has been detected within the "Receive Slip Buffer". 0 = Disables signaling freeze for one multi-frame after receive buffer slips. 1 = Enables signaling freeze for one multi-frame after receive buffer slips.
2	SB_SDIR	R/W	1	Slip Buffer (RxSync) Direction Select This bit permits user to select the direction of the receive frame boundary (RxSYNC) signal if the receive buffer is enabled. (i.e. SB_ENB[1:0] = 01 or 10). If slip buffer is bypassed, RxSYNC is always an output pin. 0 = Selects the RxSync signal as an output 1 = Selects the RxSync signal as an input





TARLE 20:	SLIP BUFFER	CONTROL	REGISTER	(SBCR)
IADLL EV.	OLIF DOLLER	CONTINUE	ILCIOILI	IODOIN

Віт	Function	Түре	DEFAULT		DESCRIP	TION-OPERATION	N			
0	SB_ENB(1) SB_ENB(0)	R/w R/W	1 1 Receive Slip Buffer Mode Select These bits select modes of operation for the receive slip buffer. These two bits also select the direction of RxSERCLK and RxSYNC in base clock rate (2.048MHz). The following table shows the corresponding slip buffer mode as well as the direction of the RxSYNC/RxSERCLK according to the setting of these two bits.							
				SB_ENB [1:0]	RECEIVE SLIP BUFFER MODE SELECT	DIRECTION OF RXSERCLK	DIRECTION OF RXSYNC			
			>	00/11	Receive Slip Buffer is bypassed	Output	Output			
		data	he proshed	Sheet to	01	Slip Buffer Mode	Input	Depends on the setting of SB_SDIR (bit 2 of this register) If SB_SDIR = 0: RxSYNC = Output If SB_SDIR = 1: RxSYNC = Input		
					Thor b	FIFO Mode. FIFO data latency can be programmed by the 'FIFO Latency Register' (Address = 0x0117).	Input	Depends on the setting of SB_SDIR (bit 2 of this register) If SB_SDIR = 0: RxSYNC = Output If SB_SDIR = 1: RxSYNC = Input		
				the		al for this partic	input pin is synchronized to ular channel to prevent any			

TABLE 21: FIFO LATENCY REGISTER (FFOLR)

TABLE 21: FIFO LATENCY REGISTER (FFOLR)				HEX ADDRESS: 0x0117
Віт	BIT FUNCTION TYPE DEFAULT			DESCRIPTION-OPERATION
7-5	Reserved	-	-	Reserved
4-0	Rx Slip Buffer FIFO Latency[4:0]	R/W	00100	Receive Slip Buffer FIFO Latency[4:0]: These bits permit the user to specify the "Receive Data" Latency (in terms of RxSerClk_n clock periods), whenever the Receive Slip Buffer has been configured to operate in the "FIFO" Mode.
				Note: These bits are only active if the Receive Slip Buffer has been configured to operate in the FIFO Mode.



TABLE 22: DMA 0 (WRITE) CONFIGURATION REGISTER (D0WCR)

Віт	FUNCTION	Түре	DEFAULT	Description-Operation
7	DMA0 RST	R/W	0	DMA_0 Reset This bit resets the transmit DMA (Write) channel 0. 0 = Normal operation. 1 = A zero to one transition resets the transmit DMA (Write) channel 0.
6	DMA0 ENB	R/W	O O O O O O O O O O O O O O O O O O O	DMA_0 Enable This bit enables the transmit DMA_0 (Write) interface. After a transmit DMA is enabled, DMA transfers are only requested when the transmit
5	WR TYPE	R/W	0	Write Type Select This bit selects the function of the WR signal. 0 = WR functions as a direction signal (indicates whether the current bus cycle is a read or write operation) and RD functions as a data strobe signal. 1 = WR functions as a write strobe signal
4 - 3	Reserved	-	-	Reserved
2	DMA0_CHAN(2)	R/W	0	Channel Select
1	DMA0_CHAN(1)	R/W	0	These three bits select which T1 channel within the XRT86VL30 uses the Transmit DMA_0 (Write) interface.
0	DMA0_CHAN(0)	R/W	0	000 = Channel 0 001 = Reserved 001 = Channel 2 011 = Reserved 1xx = Reserved



REV. 1.0.2

TABLE 23: DMA 1 (READ) CONFIGURATION REGISTER (D1RCR)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-6	Reserved	-	-	Reserved
7	DMA1 RST	R/W	0	DMA_1 Reset This bit resets the Receive DMA (Read) Channel 1 0 = Normal operation. 1 = A zero to one transition resets the Receive DMA (Read) channel 1.
6	DMA1 ENB	R/W	o produce are may n	This bit enables the Receive DMA_1 (Read) interface. After a receive DMA is enabled, DMA transfers are only requested when the receive cell buffer contains a complete message or cell. The DMA read channel is used by the T1 Framer to transfer data from the HDLC buffers within the T1 Framer to external memory. The DMA Read cycle starts by T1 Framer asserting the DMA Request (REQ1) 'low', then the external DMA controller should drive the DMA Acknowledge (ACK1) 'low' to indicate that it is ready to receive the data. The T1 Framer should place new data on the Microprocessor data bus each time the Read Signal is Strobed low if the RD is configured as a Read Strobe. If RD is configured as a direction signal, then the T1 Framer would place new data on the Microprocessor data bus each time the Write Signal (WR) is Strobed low. 0 = Disables the DMA_1 (Read) interface 1 = Enables the DMA_1 (Read) interface
5	RD TYPE	R/W	0	READ Type Select This bit selects the function of the RD signal. $0 = \overline{RD}$ functions as a Read Strobe signal $1 = \overline{RD}$ acts as a direction signal (indicates whether the current bus cycle is a read or write operation), and WR works as a data strobe.
4 - 3	Reserved	-	-	Reserved
2	DMA1_CHAN(2)	R/W	0	Channel Select
1	DMA1_CHAN(1)	R/W	0	These three bits select which T1 channel within the chip uses the Receive DMA_1 (Read) interface.
0	DMA1_CHAN(0)	R/W	0	000 = Channel 0 001 = Reserved 001 = Channel 2 011 = Reserved 1xx = Reserved

HEX ADDRESS: 0x011A



TABLE 24: INTERRUPT CONTROL REGISTER (ICR)

Віт	Function	Түре	DEFAULT	Description-Operation				
7-3	Reserved	-	-	Reserved				
2	INT_WC_RUR	R/W	0	Interrupt Write-to-Clear or Reset-upon-Read Select This bit configures all Interrupt Status bits to be either Reset Upon Read or Write-to-Clear 0= Configures all Interrupt Status bits to be Reset-Upon-Read (RUR). 1= Configures all Interrupt Status bits to be Write-to-Clear (WC).				
1	ENBCLR	R/W	O Sucr (O	Interrupt Enable Auto Clear This bit configures all interrupt enable bits to clear or not clear after reading the interrupt status bit. 0= Configures all Interrupt Enable bits to not cleared after reading the interrupt status bit. The corresponding Interrupt Enable bit will stay 'high' after reading the interrupt status bit. 1= Configures all interrupt Enable bits to clear after reading the interrupt status bit. The corresponding interrupt enable bit will be set to 'low' after reading the interrupt status bit.				
0	INTRUP_ENB	R/W	V nox	Interrupt Enable for Framer_n This bit enables or disables the entire T1 Framer Block for Interrupt Generation. 0 = Disables the T1 framer block for Interrupt Generation 1 = Enables the T1 framer block for Interrupt Generation				
TABLE	TABLE 25: LAPD SELECT REGISTER (LAPDSR) HEX ADDRESS: 0x011B							

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
[7:2]	Reserved	-	-	Reserved
[1:0]	HDLC Controller	R/W	0	HDLC Controller Select[1:0];
	Select[1:0]			These bits permit the user to select any of the three (3) HDLC Controllers that he/she will use within this particular channel, as depicted below.
				00 & 11 - Selects HDLC Controller # (
				01 - Selects HDLC Controller # 2
				10 - Selects HDLC Controller # 3





HEX ADDRESS: 0x011C

REV. 1.0.2

TABLE 26: CUSTOMER INSTALLATION ALARM GENERATION REGISTER (CIAGR)

Віт	Function	Түре	DEFAULT	Description-Operation
[7:4]	Reserved	-	-	Reserved
[3:2]	CIAG	R/W	00	CI Alarm Transmit (Only in ESF)
				These two bits are used to enable or disable AIS-CI or RAI-CI generation in T1 ESF mode only.
				Alarm Indication Signal-Customer Installation (AIS-CI) and Remote Alarm Indication-Customer Installation (RAI-CI) are intended for use in a network to differentiate between an issue within the network or the Customer Installation (CI).
				AIS-CI
		冷		AIS-CI is an all ones signal with an embedded signature of 01111100 11111111 (right-to left) which recurs at 386 bit intervals inthe DS-1 signal.
	9	. 10		RAI-CI
		ashe	product example to	Remote Alarm Indication - Customer Installation (RAI-CI) is a repetitive pattern with a period of 1.08 seconds. It comprises 0.99 seconds of RAI message (00000000 11111111 Right-to-left) and a 90 ms of RAI-CI signature (00111110 11111111 Right to left) to form a RAI-CI signal. RAI-CI applies to T1 ESF framing mode only. 00/11 = Disables RAI-CI or AIS-CI alarms generation 01 = Enables unframed AIS-CI alarm generation 10 = Enables RAI-CI alarm generation
[1:0]	CIAD	R/W	00	CI Alarm Detect (Only in ESF)
[1.0]	OIAD	10,00	007	These two bits are used to enable or disable RAI-CI or AIS-CI alarm detection in T1 ESF mode only.
				00/11 = Disables the RAI-CI or AIS-CI alarm detection
				01 = Enables the unframed AIS-CI alarm detection
				10 = Enables the RAI-CI alarm detection
				01 = Enables the unframed AIS-CI alarm detection 10 = Enables the RAI-CI alarm detection

HEX ADDRESS: 0x011D



TABLE 27: PERFORMANCE REPORT CONTROL REGISTER (PRCR)

Віт	Function	Түре	DEFAULT		Description-Operation	
7	LBO_ADJ_ENB	R/W	0	Transmit Line Build Out Auto Adjustment: This bit is used to enable or disable the transmit line build out auto adjustment feature. When the transmitter of the device is sending AIS condition, the transmit line build out will automatically be adjust to one setting lower if this feature is enabled. (Please refer to the EQC[4:0] bits in register 0x0F00 for different settings of Transmit Line Build Out). This feature is designed to for power saving purposes when an AIS signal is being transmitted. 1 - Enables the transmit line build out auto adjustment feature. 0 - Disables the transmit line build out auto adjustment feature. Note: This feature is only available for T1 short haul applications.		
6	RLOS_OUT_ENB	RW	1 VIICA	RLOS Output Enable: This bit is used to enable or disable the Receive LOS (RLOS_n) ou put pins. 0 - Disables the RLOS output pin. 1 - Enables the RLOS output pin.		
[5-3]	Reserved	00	/ ₂ -10/	Reserved.		
2	C/R_Blt	R/W	V norb	performance repo 0 - Outgoing C/R	er to control the value of C/R bit within an outgoing ort. bit will be set to'0' bit will be set to'1'	
[1:0]	APCR	R/W	00	These bits autom status so that it of Automatic perform bits transition from	prmance Control/Response Report natically generates a summary report of the PMON an be inserted into an out going LAPD message. mance report can be generated every time these m 'b00' to 'b01' or automatically every one second. describes the different APCR[1:0] bits settings. Source for Receive D/E TIMESLOTS No performance report issued	
				00/11	Single performance report is issued when	
				01	these bits transitions from 'b00' to b'01'.	
				10	Automatically issues a performance report every one second	



HEX ADDRESS: 0x011E

REV. 1.0.2

TABLE 28: GAPPED CLOCK CONTROL REGISTER (GCCR)

Віт	Function	Түре	DEFAULT	Description-Operation
7	FrOutclk	R/W	0	Framer Output Clock Reference This bit is used to enable or disable high-speed T1 rate on the T1OS-CCLK and the E1OSCCLK output pins. By default, the output clock reference on T1OSCCLK and E1OSC-CLK output pins are set to 1.544MHz/2.048MHz respectively. By setting this bit to a "1", the output clock reference on the T1OSCLK and the E1OSCCLK are changed to 49.408MHz/65.536MHz respectively. 0 = Disables high-speed rate to be output on the T1OSCCLK and E1OSCCLK output pins. 1 = Enables high-speed rate to be output on the T1OSCCLK and E1OSCCLK output pins.
[6:2]	Reserved	× 10	<u>-</u>	Reserved
1	TxGCCR	RAW	TOO ON TO	Transmit Gapped Clock Interface This bit is used to enable or disable the transmit gapped clock interface operating at 2.048Mbit/s in DS-1 mode. In this application, 63 gaps (missing data) are inserted so that the overall bit rate is reduced to 1.544Mbit/s. If the transmit Gapped Clock Interface is enabled: TXMSYNC is used as the 2.048MHz Gapped Clock Input. TXSER is used as the 2.048MHz Gapped Data Input. TXSERCLK must be a 1.544MHz clock input. 0 = Disables the transmit gapped clock interface. 1 = Enables the transmit gapped clock interface.
0	RxGCCR	R/W	0	Receive Gapped Clock Interface This bit is used to enable or disable the receive gapped clock interface operating at 2.048Mbit/s in DS-1 mode. In this application, 63 gaps (missing data) are extracted so that the overall bit rate is reduced to 1.544Mbit/s. If the Receive Gapped Clock Interface is enabled: RxSERCLK should be configured as a Gapped clock input at 2.048MHz so that a 2.048MHz Gapped Clock can be applied to the Framer block. RxSER is used as the 2.048MHz Gapped Data Output. The position of the gaps will be determined by the gaps placed on RxSERCLK by the user. 0 = Disables the Receive Gapped Clock Interface 1 = Enables the Receive Gapped Clock Interface



TABLE 29: TRANSMIT INTERFACE CONTROL REGISTER (TICR)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	TxSyncFrD	R/W	0	Tx Synchronous fraction data interface This bit selects whether TxCHCLK or TxSERCLK will be used for fractional data input if fractional interface is enabled. If TxSERCLK is selected to clock in fractional data input, TxCHCLK will be used as an enable signal 0 = Fractional data Is clocked into the chip using TxChCLK if fractional data interface is enabled. 1 = Fractional data is clocked into the chip using TxSerClk. TxChClk is used as fractional data enable. Note: The Time Slot Identifier Pins (TxChn[4:0]) still indicates the time slot number if fractional data interface is not enabled. Fractional Interface can be enabled by setting TxFr1544 to 1
6	Reserved	O	D	Reserved
5	TxPLClkEnb/ TxSync Is Low	R/W	heet al may	Transmit payload clock enable/TxSYNC is Active Low This exact function of this bit depends on whether the T1 framer is configured to operate in base rate or high speed modes of operation. If the T1 framer is configured to operate in base rate - TxPayload Clock: This bit configures the framer to output a regular clock or a payload clock on the transmit serial clock (TxSERCLK) pin when TxSERCLK is configured to be an output. 0 = Configures the framer to output a 1.544MHz clock on the TxSERCLK pin when TxSERCLK is configured as an output. 1 = Configures the framer to output a 1.544MHz clock on the TxSERCLK pin when transmitting payload bits. There will be gaps on the TxSERCLK output pin when transmitting overhead bits. If the T1 framer is configured to operate in high-speed or multiplexed modes - TxSYNC is Active Low: This bit is used to select whether the transmit frame boundary (TxSYNC) is active low or active high. 0 = Selects TxSync to be active "High". 1 = Selects TxSync to be active "Low"





REV. 1.0.2

TABLE 29: TRANSMIT INTERFACE CONTROL REGISTER (TICR)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
4	TxFr1544	R/W		Fractional/Signaling Interface Enabled This bit is used to enable or disable the transmit fractional data interface, signaling input, as well as the 32MHz transmit clock and the transmit overhead Signal output. 0 = Configures the 5 time slot identifier pins (TxChn[4:0]) to output the channel number as usual. 1 = Configures the 5 time slot identifier pins (TxChn[4:0]) to function as the following: TxChn[0] becomes the Transmit Serial SIgnaling pin (TxSIG_n) for signaling inputs. Signaling data can now be input from the TxSIG pin if configured appropriately. TxChn[1] becomes the Transmit Fractional Data Input pin (TxFrTD_n) for fractional data input. Fractional data can now be input from the TxFrTD pin if configured appropriately. TxChn[2] becomes the 32 MHz transmit clock output TxChn[3] becomes the Transmit Overhead Signal which pulses high on the first bit of each multi-frame. Note: This bit has no effect in the high speed or multiplexed modes of operation. In high-speed or multiplexed modes, TxCHN[0] functions as TxSIGn for signaling input.
3	TxICLKINV	R/W	0	Transmit Clock Inversion (Backplane Interface) This bit selects whether data transition will happen on the rising or falling edge of the transmit clock. 0 = Selects data transition to happen on the rising edge of the transmit clocks. 1 = Selects data transition to happen on the falling edge of the transmit clocks. Note: This feature is only available for base rate configuration (i.e. non-highspeed, and non-multiplexed modes).
2	TxMUXEN	R/W	0	Multiplexed Mode Enable This bit enables or disables the multiplexed mode. When multiplexed mode is enable, multiplexed data of four channels at 12.352 or 16.384MHz are demultiplexed inside the transmit framer and sent to 2 channels on the line side. The backplane speed will be running at either 12.352 or 16.384MHz depending on the multiplexed mode selected by TxIMODE[1:0] of this register. 0 = Disables the multiplexed mode. 1 = Enables the multiplexed mode.

TABLE 29: TRANSMIT INTERFACE CONTROL REGISTER (TICR)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION				
1-0	TxIMODE[1:0]	R/W	00	two bits depends o Table 30 and Table plexed and multiple	the transmit interface speed. The exact function of these n whether Multiplexed mode is enabled or disabled. 31 shows the functions of these two bits for non-multi-exed modes.: NSMIT INTERFACE SPEED WHEN MULTIPLEXED MODE IS			
				TxIMODE[1:0]	DISABLED (TXMUXEN = 0) TRANSMIT INTERFACE SPEED			
		Salas S	e produ	00	1.544Mbit/s Base Rate Mode: Transmit Backplane interface signals include: TxSERCLK is an input or output clock at 1.544MHz TxMSYNC is the superframe boundary at 3ms (ESF) or 1.5ms (SF) TxSYNC is the single frame boundary at 125 us TxSER is the base-rate data input			
			legal may	10	2.048Mbit/s (High-Speed MVIP Mode): Transmit backplane interface signals include: TxSERCLK is an input clock at 1.544MHz TxMSYNC is the high speed input clock at 2.048MHz to input high-speed data TxSYNC can be configured as a single frame or superframe boundary, depending on the setting of bit 5 of register 0x0109 TxSER is the high-speed data input 4.096Mbit/s High-Speed Mode: Transmit Backplane interface signals include: TxSERCLK is an input clock at 1.544MHz TxMSYNC will become the high speed input clock at 4.096MHz to input high-speed data TxSYNC can be configured as a single frame or superframe boundary, depending on the setting of bit 5 of reg-			
				11	Ister 0x0109 TxSER is the high-speed data input 8.192Mbit/s High-Speed Mode: Transmit Backplane interface signals include: TxSERCLK is an input clock at 1.544MHz TxMSYNC will become the high speed input clock at 8.192MHz to input high-speed data TxSYNC can be configured as a single frame or superframe boundary, depending on the setting of bit 5 of register 0x0109 TxSER is the high-speed data input			



REV. 1.0.2

TABLE 29: TRANSMIT INTERFACE CONTROL REGISTER (TICR)

Віт	Function	Түре	DEFAULT		DESCRIPTION-OPERATION
1-0	TxIMODE[1:0]	R/W	00	(Continued) TABLE 31: TRAN	SMIT INTERFACE SPEED WHEN MULTIPLEXED MODE IS ENABLED (TXMUXEN = 1)
				TxIMODE[1:0]	TRANSMIT INTERFACE SPEED
		%	The	00	Bit-Multiplexed Mode at 12.352MHz is Enabled: Transmit backplane interface is taking four-channel multiplexed data at a rate of 12.352Mbit/s from channel 0 and bit-demultiplexing the serial data into 4 channels and output to the line on channels 0 through 3. The TxSYNC signal pulses "High" during the framing bit of each DS-1 frame.
			a sheet non	OI OHOR OF OF DATE OF OF	Bit-Multiplexed Mode at 16.384MHz is Enabled: Transmit backplane interface is taking four-channel multiplexed data at a rate of 16.384Mbit/s from channel 0 and bit-demultiplexing the serial data into 4 channels and output to the line on channels 0 through 3. The TxSYNC signal pulses "High" during the framing bit of each DS-1 frame. HMVIP High-Speed Multiplexed Mode Enabled: Transmit backplane interface is taking four-channel multiplexed data at a rate of 16.384Mbit/s from channel 0 and byte-demultiplexing the serial data into 4 channels and output on channels 0 through 3. The TxSYNC signal pulses "High" during the last two bits of the previous DS-1 frame and the first two bits of the current DS-1 frame.
				11	H.100 High-Speed Multiplexed Mode Enabled: Transmit backplane interface is taking four-channel multiplexed data at a rate of 16.384Mbit/s from channel 0 and byte-demultiplexing the serial data into 4 channels and output to the line on channels 0 through 3. The TxSYNC signal pulses "High" during the last bit of the previous DS-1 frame and the first bit of the current DS-1 frame.
				TxSERCLK is an ir TxMSYNC will beconinput high-speed m TxSYNC can be co	ne interface signals include: aput clock at 1.544MHz ome the highspeed input clock at 12.352 or 16.384MHz to aultiplexed data on the back-plane interface onfigured as a single frame or super-frame boundary, setting of bit 5 of register 0x0109 speed data input
					ed mode, transmit data is sampled on the rising edge of the 16MHz clock edge.



SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

TABLE 32: BERT CONTROL & STATUS REGISTER (BERTCSR0)

Віт	Function	Түре	DEFAULT	Description-Operation
7-4	Reserved	-	-	These bits are not used
3	BERT_Switch	R/W	0	BERT Switch This bit enables or disables the BERT switch function within the XRT86VL30 device. By enabling the BERT switch function, BERT functionality will be switched between the receive and transmit framer. T1 Receive framer will generate the BERT pattern and insert it onto the receive backplane interface, and T1 Transmit Framer will be monitoring the transmit backplane interface for BERT pattern and declare BERT LOCK if BERT has locked onto the input pattern. If BERT switch is disabled, T1 Transmit framer will generate the BERT pattern to the line interface and the receive framer will be monitoring the line for BERT pattern and declare BERT LOCK if BERT has locked onto the input pattern. 0 = Disables the BERT Switch Feature. 1 = Enables the BERT Switch Feature.
2	BER[1]	R/W	C	Bit Error Rate
1	BER[0]	RW	re of	This bit is used to insert BERT bit error at the rates presented at the table below. The exact function of this bit depends on whether BERT switch function is enabled or not. (bit 3 within this register). If the BERT switch function is disabled, bit error will be inserted by the T1 transmit framer out to the line interface if this bit is enabled. If the BERT switch function is enabled, bit error will be inserted by the T1 receive framer out to the receive backplane interface if this bit is enabled.
				BER[1:0] BIT ERROR RATE
				00/11 Disable Bit Error insertion to the transmit output or receive backplane interface 01 Bit Error is inserted to the transmit output or receive backplane interface at a rate of 1/1000 (one out of one Thousand) 10 Bit Error is inserted to the transmit output or receive backplane interface at a rate of 1/1,000,000 (one out of one million)

XRT86VL30

SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION



HEX ADDRESS: 0x0121

REV. 1.0.2

TABLE 32: BERT CONTROL & STATUS REGISTER (BERTCSR0)

Віт	Function	Түре	DEFAULT	Description-Operation
0	UnFramedBERT	R/W	0	Unframed BERT Pattern
				This bit enables or disables unframed BERT pattern generation (i.e. All timeslots and framing bits are all BERT data). The exact function of this bit depends on whether BERT switch function is enabled or not. (bit 3 within this register).
				If BERT switch function is disabled, T1 Transmit Framer will generate an unframed BERT pattern to the line side if this bit is enabled.
				If PRBS switch function is enabled, T1 Receive Framer will generate an unframed BERT pattern to the receive backplane interface if this bit is enabled.
		<i>></i>		0 - Enables an unframed BERT pattern generation to the line interface or to the receive backplane interface
	0/0)	20		1 - Disables an unframed BERT pattern generation to the line interface or to the receive backplane interface

The face or to u...

Sheer dree of the house of the house



TABLE 33: RECEIVE INTERFACE CONTROL REGISTER (RICR)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	RxSyncFrD	R/W	0	Receive Synchronous fraction data interface This bit selects whether RxCHCLK or RxSERCLK will be used for fractional data output if receive fractional interface is enabled. If RxSERCLK is selected to clock out fractional data, RxCHCLK will be used as an enable signal 0 = Fractional data Is clocked out of the chip using RxChCLK if the receive fractional interface is enabled. 1 = Fractional data is clocked out of the chip using RxSerClk if the receive fractional interface is enabled. RxChClk is used as fractional data enable. Note: The Time Slot Identifier Pins (RxChn[4:0]) still indicates the time slot number if the receive fractional data interface is not enabled. Fractional Interface can be enabled by setting RxFr1544 to 1
6	Reserved	Ø _x	0	Reserved
5	RxPLClkEnb/ RxSync is low	R/W	heer at	Receive payload clock enable/RxSYNC is Active Low This exact function of this bit depends on whether the T1 framer is configured to operate in base rate or high speed modes of operation. If the T1 framer is configured to operate in base rate - TxPayload Clock: This bit configures the T1 framer to either output a regular clock or a payload clock on the receive serial clock (RxSERCLK) pin when RxSERCLK is configured to be an output. 0 = Configures the framer to output a 1.544MHz clock on the RxSERCLK pin when RxSERCLK is configured as an output. 1 = Configures the framer to output a 1.544MHz clock on the RxSERCLK pin when receiving payload bits. There will be gaps on the RxSERCLK output pin when receiving overhead bits. If the T1 framer is configured to operate in high-speed or multiplexed modes - RxSYNC is Active Low: This bit is used to select whether the receive frame boundary (RxSYNC) is active low or active high. 0 = Selects RxSync to be active "High" 1 = Selects RxSync to be active "Low"





REV. 1.0.2

TABLE 33: RECEIVE INTERFACE CONTROL REGISTER (RICR)

Віт	Function	Түре	DEFAULT	Description-Operation
4	RxFr1544	R/W	andn	Receive Fractional/Signaling Interface Enabled This bit is used to enable or disable the receive fractional output interface, receive signaling output, the serial channel number output, as well as the 8kHz and the received recovered clock output. This bit only functions when the device is configured in non-high speed or multiplexed modes of operations. If the device is configured in base rate: 0 = Configures the 5 time slot identifier pins (RxChn[4:0]) to output the channel number in parallel as usual. 1 = Configures the 5 time slot identifier pins (RxChn[4:0]) into the following different functions: RxChn[0] becomes the Receive Serial SIgnaling output pin (RxSIG_n) for signaling outputs. Signaling data can now be output to the RxSIG pin if configured appropriately. RxChn[1] becomes the Receive Fractional Data Output pin (RxFrTD_n) for fractional data output. Fractional data can now be output to the RxFrTD pin if configured appropriately. RxChn[2] outputs the serial channel number RxChn[3] outputs an 8kHz clock signal. RxCHN[4] outputs the received recovered clock signal (1.544MHz for T1) Note: This bit has no effect in the high speed or multiplexed modes of operation. In high-speed or multiplexed modes, RxCHN[0] outputs the Signaling data and RxCHN[4] outputs the recovered clock.
3	RxICLKINV	N/A	0	Receive Clock Inversion (Backplane Interface) This bit selects whether data transition will happen on the rising or falling edge of the receive clock. 0 = Selects data transition to happen on the rising edge of the receive clocks. 1 = Selects data transition to happen on the falling edge of the receive clocks. Note: This feature is only available for base rate configuration (i.e. non-highspeed, or non-multiplexed modes).
2	RxMUXEN	R/W	0	Receive Multiplexed Mode Enable This bit enables or disables the multiplexed mode on the receive side. When multiplexed mode is enable, data of four channels from the line side are multiplexed onto one serial stream inside the receive framer and output to the back-plane interface on RxSER. The backplane speed will become either 12.352MHz or 16.384MHz once multiplexed mode is enabled. 0 = Disables the multiplexed mode. 1 = Enables the multiplexed mode.



TABLE 33: RECEIVE INTERFACE CONTROL REGISTER (RICR)

Віт	Function	Түре	DEFAULT		DESCRIPTION-OPERATION
1-0	RxIMODE[1:0]	R/W	00	This bit determines tion of these two bi enabled or disable bits for non-multiple	Mode Selection[1:0] s the receive backplane interface speed. The exact functits depends on whether Receive Multiplexed mode is d. Table 34 and Table 35 shows the functions of these two exed and multiplexed modes.: EIVE INTERFACE SPEED WHEN MULTIPLEXED MODE IS DISABLED (TXMUXEN = 0)
		Option of the second of the se	he production of the productio	00 01 00 00 00 00 00 00 00 00 00 00 00 0	1.544Mbit/s Base Rate Mode Receive backplane interface signals include: RxSERCLK is an input or output clock at 1.544MHz RxSYNC is an input or output signal which indicates the receive singe frame boundary RxSER is the base-rate data output 2.048Mbit/s High-Speed MVIP Mode: Receive backplane interface signals include: RxSERCLK is an input clock at 2.048MHz RxSYNC is an input signal which indicates the receive singe frame boundary RxSER is the high-speed data output 4.096Mbit/s High-Speed Mode: Receive backplane interface signals include: RxSERCLK is an input clock at 4.096MHz RxSYNC is an input signal which indicates the receive singe frame boundary RxSER is the high-speed data output 8.192Mbit/s High-Speed Mode: Receive backplane interface signals include: RxSERCLK is an input clock at 8.192MHz RxSYNC is an input signal which indicates the receive singe frame boundary RxSER is the high-speed Mode: RxSERCLK is an input signal which indicates the receive singe frame boundary RxSER is the high-speed data output



REV. 1.0.2

TABLE 33: RECEIVE INTERFACE CONTROL REGISTER (RICR)

Віт	FUNCTION	Түре	DEFAULT		DESCRIPTION-OPERATION	
1-0	RxIMODE[1:0]	R/W	00	(Continued):(
					EIVE INTERFACE SPEED WHEN MULTIPLEXED MODE IS ENABLED (TXMUXEN = 1)	
				TxIMODE[1:0]	TRANSMIT INTERFACE SPEED	
		9	Thep	00	Bit-Multiplexed Mode at 12.352MHz is Enabled: Receive backplane interface is taking data from the four LIU input channels 0 through 3 and bit-multiplexing the four-channel data into one 12.352MHz serial stream and output on channel 0 of the Receive Serial Output (RxSER). The RxSYNC signal pulses "High" during the framing bit of each DS-1 frame.	
			9,0	01	Bit-Multiplexed Mode at 16.384MHz is Enabled:	
			andn	Olycano On	Receive backplane interface is taking data from the four LIU input channels 0 through 3 and bit-multiplexing the four-channel data into one 16.384MHz serial stream and output to channel 0 of the Receive Serial Output (RxSER). The RxSYNC signal pulses "High" during the framing bit of each T1 frame.	
				10	HMVIP High-Speed Multiplexed Mode Enabled:	
				Thorpoop	Receive backplane interface is taking data from the four LIU input channels 0 through 3 and byte-multiplexing the four-channel data into one 16.384MHz serial stream and output to channel 0 of the Receive Serial Output (RxSER). The RxSYNC signal pulses "High" during the last two bits of the previous T1 frame and the first two bits of the current T1 frame.	
				11	H.100 High-Speed Multiplexed Mode Enabled:	
					Receive backplane interface is taking data from the four LIU input channels 0 through 3 and byte-multiplexing the four-channel data into one 16.384MHz serial stream and output to channel 0 of the Receive Serial Output (RxSER). The RxSYNC signal pulses "High" during the last bit of the previous T1 frame and the first bit of the current T1 frame.	
				Pocoivo backplar	ne interface signals include:	
				RxSERCLK is an in the selected multip RxSYNC is an inpo The length of RxS	nput clock at either 12.352MHz or16.384MHz depending on	
				NOTE: In high spe	-speed data output eed mode, receive data is clocked out on the rising edge of z or 16MHz clock edge.	



TABLE 36: BERT CONTROL & STATUS REGISTER (BERTCSR1)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	PRBSTyp	R/W	O Vuc	PRBS Pattern Type This bit selects the type of PRBS pattern that the T1 Transmit/ Receive framer will generate or detect. PRBS 15 (X ¹⁵ + X ¹⁴ +1) Polynomial or QRTS (Quasi-Random Test Signal) Pattern can be generated by the transmit or receive framer depending on whether PRBS switch function is enabled or not (bit 3 in register 0x0121). If the PRBS Switch function is disabled, T1 transmit framer will generate either PRBS 15 or QRTS pattern and output to the line interface. PRBS 15 or QRTS pattern depends on the setting of this bit. If the PRBS Switch function is enabled, T1 receive framer will generate either PRBS 15 or QRTS pattern and output to the receive back plane interface. PRBS 15 or QRTS pattern depends on the setting of this bit. 0 = Enables the PRBS 15 (X ¹⁵ + X ¹⁴ +1) Polynomial generation. 1 = Enables the QRTS (Quasi-Random Test Signal) pattern generation.
6	ERRORIns		V nor b	Error Insertion This bit is used to insert a single BERT error to the transmit or receive output depending on whether BERT switch function is enabled or not. (bit 3 in register 0x0121). If the BERT Switch function is disabled, T1 transmit framer will insert a single BERT error and output to the line interface if this bit is enabled. If the BERT Switch function is enabled, T1 receive framer will insert a single BERT error and output to the receive back plane interface if this bit is enabled. A '0' to '1' transition will cause one output bit inverted in the BERT stream. Note: This bit only works if BERT generation is enabled.
5	DATAInv	R/W	0	BERT Data Invert: This bit inverts the Transmit BERT output data and the Receive BERT input data. The exact function of this bit depends on whether BERT switch function is enabled or not. (bit 3 in register 0x0121). If the BERT Switch function is disabled and if this bit is enabled, T1 transmit framer will invert the BERT data before it outputs to the line interface, and the T1 receive framer will invert the incoming BERT data before it receives it. If the BERT Switch function and this bit are both enabled, T1 receive framer will invert the BERT data before it outputs to the line interface, and the T1 transmit framer will invert the incoming BERT data before it receives it. 0 - Transmit and Receive Framer will NOT invert the Transmit and Receive BERT data. 1 - Transmit and Receive Framer will invert the Transmit and Receive BERT data.





REV. 1.0.2

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
4	RxBERTLock	RO	0	Lock Status This bit indicates whether or not the Receive or Transmit BERT lock has obtained. The exact function of this bit depends on whether BERT switch function is enabled or not. (bit 3 in register 0x0121). If the BERT Switch function is disabled, T1 receive framer will declare LOCK if BERT has locked onto the input pattern. If the BERT Switch function is disabled, T1 transmit framer will declare LOCK if BERT has locked onto the input pattern. 0 = Indicates the Receive BERT has not Locked onto the input patterns. 1 = Indicates the Receive BERT has locked onto the input patterns.
3	RxBERTEnb	RW	o Poduci	Receive BERT Detection/Generation Enable This bit enables or disables the receive BERT pattern detection or generation. The exact function of this bit depends on whether BERT switch function is enabled or not. (bit 3 in register 0x0121). If the BERT switch function is disabled and if this bit is enabled, T1 Receive Framer will detect the incoming BERT pattern from the line side and declare BERT lock if incoming data locks onto the BERT pattern. If the BERT switch function and this bit are both enabled, T1 Transmit Framer will detect the incoming BERT pattern from the transmit backplane interface and declare BERT lock if incoming data locks onto the BERT pattern. 0 = Disables the Receive BERT pattern detection. 1 = Enables the Receive BERT pattern detection.
2	TxBERTEnb	R/W	0	Transmit PRBS Generation Enable This bit enables or disables the Transmit PRBS pattern generator. The exact function of this bit depends on whether PRBS switch function is enabled or not. (bit 3 in register 0x0121). If PRBS switch function is disabled, T1 Transmit Framer will generate the PRBS 15 or QRTS pattern to the line side if this bit is enabled. If PRBS switch function is enabled, T1 Receive Framer will generate the PRBS 15 or QRTS pattern to the receive backplane interface if this bit is enabled. 0 = Disables the Transmit PRBS/QRTS pattern generator. 1 = Enables the Transmit PRBS/QRTS pattern generator.
1	RxBypass	R/W	0	Receive Framer Bypass This bit enables or disables the Receive T1 Framer bypass. 0 = Disables the Receive T1 framer Bypass. 1 = Enables the Receive T1 Framer Bypass.
0	TxBypass	R/W	0	Transmit Framer Bypass This bit enables or disables the Transmit T1 Framer bypass. 0 = Disables the Transmit T1 framer Bypass. 1 = Enables the Transmit T1 Framer Bypass.



TABLE 37: LOOPBACK CODE CONTROL REGISTER - CODE 0 (LCCR0)

Віт	Function	Түре	DEFAULT		DESCRIPTION-OPERATION
7-6	RXLBCALEN[1:0]	R/W	00	This bit determines th	Code Activation Length ne receive loopback code activation length. s supported by the XRT86VL30 as presented
				RXLBCALEN[1:0]	RECEIVE LOOPBACK CODE ACTIVATION LENGTH
				00	Selects 4-bit receive loopback code activation Sequence
	0/3.	0		01	Selects 5-bit receive loopback code activation Sequence
	, S	500	% .	10	Selects 6-bit receive loopback code activation Sequence
	RXI BCDI ENI1:01	(O)	CX	11	Selects 7-bit receive loopback code activation Sequence
	·	(d)	6	Ó.	•
5-4	RXLBCDLEN[1:0]	R/W	1000	This bit determines th	Code Deactivation Length ne receive loopback code deactivation length. s supported by the XRT86VL30 as presented
				RXLBCDLEN[1:0]	RECEIVE LOOPBACK CODE DEACTIVATION LENGTH
				00	Selects 4-bit receive loopback code deactivation Sequence
				01	Selects 5-bit receive loopback code deactivation Sequence
				10	Selects 6-bit receive loopback code deactivation Sequence
				11	Selects 7-bit receive loopback code deactivation Sequence





TABLE 37: LOOPBACK CODE CONTROL REGISTER - CODE 0 (LCCR0) HEX ADDRESS: 0x0124

Віт	Function	TYPE	DEFAULT	[DESCRIPTION-OPERATION
3-2	TXLBCLEN[1:0]	R/W	00		Code Length nsmit loopback code length. There are four he XRT86VL30 as presented in the table
				TXLBCLEN[1:0]	TRANSMIT LOOPBACK CODE ACTIVATION LENGTH
				00	Selects 4-bit transmit loopback code Sequence
	0/.	Mo	roduction of the state of the s	01	Selects 5-bit transmit loopback code Sequence
	•	5	7000	10	Selects 6-bit transmit loopback code Sequence
		70	On Ch	11	Selects 7-bit transmit loopback code Sequence
		9/2	· OA	On	_
1	FRAMED	R/W	nay no	This bit selects either fi in the transmit path. 0 = Selects an "Unfran	ramed or unframed loopback code generation ned" loopback code for transmission. loopback code for transmission.
0	AUTOENB	R/W	0	cally upon detecting the the Receive Loopback tion loopback code is a The XRT86VL30 will colopback code deactive Code Deactivation region code is enabled. (Region 2 Disables automatical activation code.)	XRT86VL30 in remote loopback automati- e loopback code activation code specified in Code Activation Register if Receive activa- enabled (Register address:0x0126). ancel the remote loopback upon detecting the ation code specified in the Receive Loopback ister if the Receive deactivation loopback

activation code.



TABLE 38: TRANSMIT LOOPBACK CODER REGISTER (TLCR)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7-1	TXLBC[6:0]	R/W	1010101	Transmit Loopback Code These seven bits determine the transmit loopback code. The MSB of the transmit loopback code is loaded first for transmission.
0	TXLBCENB	R/W	0	Transmit Loopback Code Enable This bit enables loopback code generation in the transmit path. Transmit loopback code is generated by writing the transmit loopback code in this register and enabling it using this bit. The length and the format of the transmit loopback code is determined by the Loopback Code Control Register (Register address: 0x0124) 0 = Disables the transmit loopback code generation. 1 = Enables the transmit loopback code generation.

TABLE 39: RECEIVE LOOPBACK ACTIVATION CODE REGISTER - CODE 0 (RLACR0) HEX ADDRESS: 0x0126

Віт	Function	TYPE	DEFAULT	Description-Operation
7-1	RXLBAC[6:0]	R/W	1010101	Receive activation loopback code These seven bits determine the receive loopback activation code. The MSB of the receive activation loopback code is received first.
0	RXLBACENB	R/W	0	Receive activation loopback code enable This bit enables the receive loopback activation code detection. Receive loopback activation code is detected by writing the expected receive activation loopback code in this register and enabling it using this bit. The length and format of the Receive loopback activation code is determined by the Loopback Code Control Register (Register 0x0124). 0 = Disables the receive loopback code activation detection. 1 = Enables the receive loopback code activation detection.

TABLE 40: RECEIVE LOOPBACK DEACTIVATION CODE REGISTER - CODE 0 (RLDCR0)

IABLE	TABLE 40: RECEIVE LOOPBACK DEACTIVATION CODE REGISTER - CODE 0 (RLDCR0)					
Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION		
7-1	RXLBDC[6:0]	R/W	1010101	Receive deactivation loopback code These seven bits determine the receive loopback deactivation code. The MSB of the receive deactivation loopback code is received first.		
0	RXLBDCENB	R/W	0	Receive deactivation loopback code enable This bit enables the receive loopback deactivation code detection. Receive loopback deactivation code is detected by writing the expected receive deactivation loopback code in this register and enabling it using this bit. The length and format of the Receive loopback deactivation code is determined by the Loopback Code Control Register (Register 0x0124). 0 = Disables the receive loopback code deactivation detection. 1 = Enables the receive loopback code deactivation detection.		



HEX ADDRESS: 0x012A

REV. 1.0.2

TABLE 41: DEFECT DETECTION ENABLE REGISTER (DDER)

Віт	Function	TYPE	DEFAULT	DESCRIPTION-OPERATION
7	DEFDET	R/W		For defect detection per ANSI T1.231-1997 and T1.403-1999, user should leave this bit set to '1'.

TABLE 42: LOOPBACK CODE CONTROL REGISTER - CODE 1 (LCCR1)

Віт	Function	TYPE	DEFAULT		DESCRIPTION-OPERATION
7-6	RXLBCALEN[1:0]	RW	00	This bit determines th	Code Activation Length ne receive loopback code activation length. s supported as presented in the table below:
		3.	hay h	RXLBCALEN[1:0]	RECEIVE LOOPBACK CODE ACTIVATION LENGTH
		, JO	3-17	00	Selects 4-bit receive loopback code activation Sequence
			ST DO	lon Olice	Selects 5-bit receive loopback code activation Sequence
			O O	60000	Selects 6-bit receive loopback code activation Sequence
				Or 11 Clin	Selects 7-bit receive loopback code activation Sequence
				C.	72 70
5-4	RXLBCDLEN[1:0]	R/W	00	This bit determines the	Code Deactivation Length ne receive loopback code deactivation length. s supported as presented in the table below
				RXLBCDLEN[1:0]	RECEIVE LOOPBACK CODE DEACTIVATION LENGTH
				00	Selects 4-bit receive loopback code deactivation Sequence
				01	Selects 5-bit receive loopback code deactivation Sequence
				10	Selects 6-bit receive loopback code deactivation Sequence
				11	Selects 7-bit receive loopback code deactivation Sequence
Ī					

HEX ADDRESS: 0x012A



SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

TABLE 42: LOOPBACK CODE CONTROL REGISTER - CODE 1 (LCCR1)

Віт	Function	TYPE	DEFAULT	Description-Operation
3-2	TXLBCLEN[1:0]	R/W	00	Transmit Loopback Code Length This bit determines transmit loopback code length. There are four lengths supported as presented in the table below
				TXLBCLEN[1:0] TRANSMIT LOOPBACK CODE ACTIVATION LENGTH
				00 Selects 4-bit transmit loopback code Sequence
	<i>></i>			01 Selects 5-bit transmit loopback code Sequence
	O _O	Op		10 Selects 6-bit transmit loopback code Sequence
	O'Alas	700	YUCK	11 Selects 7-bit transmit loopback code Sequence
	Ò		6	
1	FRAMED	R/W	re no	Framed Loopback Code This bit selects either framed or unframed loopback code generation in the transmit path. 0 = Selects an "Unframed" loopback code for transmission. 1 = Selects a "framed" loopback code for transmission.
0	AUTOENB	R/W	0 0	Remote Loopback Automatically This bit configures the XRT86VL30 in remote loopback automatically upon detecting the loopback code activation code specified in the Receive Loopback Code Activation Register if Receive activation loopback code is enabled (Register address:0x0126). The XRT86VL30 will cancel the remote loopback upon detecting the loopback code deactivation code specified in the Receive Loopback Code Deactivation register if the Receive deactivation loopback code is enabled. (Register address:0x0127) 0 = Disables automatic remote loopback upon detecting the receive activation code. 1 = Enables automatic remote loopback upon detecting the receive activation code.

REV. 1.0.2

TABLE 43: RECEIVE LOOPBACK ACTIVATION CODE REGISTER - CODE 1 (RLACR1) HEX ADDRESS: 0x012B

Віт	Function	TYPE	DEFAULT	DESCRIPTION-OPERATION
7-1	RXLBAC[6:0]	R/W	1010101	Receive activation loopback code These seven bits determine the receive loopback activation code. The MSB of the receive activation loopback code is received first.
0	RXLBACENB	R/W	0	Receive activation loopback code enable This bit enables the receive loopback activation code detection. Receive loopback activation code is detected by writing the expected receive activation loopback code in this register and enabling it using this bit. The length and format of the Receive loopback activation code is determined by the Loopback Code Control Register (Register 0x0124).
	Q _Q		200	0 = Disables the receive loopback code activation detection. 1 = Enables the receive loopback code activation detection.

TABLE 44: RECEIVE LOOPBACK DEACTIVATION CODE REGISTER - CODE 1 (RLDCR1) HEX ADDRESS: 0x012C

Віт	Function	TYPE	DEFAULT	DESCRIPTION-OPERATION
7-1	RXLBDC[6:0]	R/W	1010101	Receive deactivation loopback code These seven bits determine the receive loopback deactivation code. The MSB of the receive deactivation loopback code is received first.
0	RXLBDCENB	R/W	0	Receive deactivation loopback code enable This bit enables the receive loopback deactivation code detection. Receive loopback deactivation code is detected by writing the expected receive deactivation loopback code in this register and enabling it using this bit. The length and format of the Receive loopback deactivation code is determined by the Loopback Code Control Register (Register 0x0124). 0 = Disables the receive loopback code deactivation detection. 1 = Enables the receive loopback code deactivation detection.

HEX ADDRESS: 0x012D



TABLE 45: LOOPBACK CODE CONTROL REGISTER - CODE 2 (LCCR2)

Віт	Function	Түре	DEFAULT		DESCRIPTION-OPERATION
7-6	RXLBCALEN[1:0]	R/W	00	This bit determines th	Code Activation Length ne receive loopback code activation length. s supported as presented in the table below:
				RXLBCALEN[1:0]	RECEIVE LOOPBACK CODE ACTIVATION LENGTH
				00	Selects 4-bit receive loopback code activation Sequence
		0		01	Selects 5-bit receive loopback code activation Sequence
	49,4	Dro	0 4	10	Selects 6-bit receive loopback code activation Sequence
	DAI BODI ENIA O	Jeo'	UCK	11	Selects 7-bit receive loopback code activation Sequence
	9	200	10,		
5-4	RXLBCDLEN[1:0]	R/W	V north	This bit determines the There are four length	Code Deactivation Length ne receive loopback code deactivation length. s supported as presented in the table below RECEIVE LOOPBACK CODE DEACTIVATION
				RXLBCDLEN[1:0]	LENGTH
				100 00 ng	Selects 4-bit receive loopback code deactivation Sequence
				60	Selects 5-bit receive loopback code deactivation Sequence
				10	Selects 6-bit receive loopback code deacti- vation Sequence
				11	Selects 7-bit receive loopback code deactivation Sequence





HEX ADDRESS: 0x012D

REV. 1.0.2

TABLE 45: LOOPBACK CODE CONTROL REGISTER - CODE 2 (LCCR2)

Віт	Function	Түре	DEFAULT	D	DESCRIPTION-OPERATION
3-2	TXLBCLEN[1:0]	R/W	00		ode Length nsmit loopback code length. There are four resented in the table below
				TXLBCLEN[1:0]	TRANSMIT LOOPBACK CODE ACTIVATION LENGTH
				00	Selects 4-bit transmit loopback code Sequence
		<i>></i>		01	Selects 5-bit transmit loopback code Sequence
	O'A	50	2	10	Selects 6-bit transmit loopback code Sequence
		She	TO CHUCK	11	Selects 7-bit transmit loopback code Sequence
		3	, X	6	
1	FRAMED	R/W	nay no	This bit selects either fr in the transmit path. 0 = Selects an "Unfram	amed or unframed loopback code generation ned" loopback code for transmission. loopback code for transmission.
0	AUTOENB	R/W	0	cally upon detecting the the Receive Loopback tion loopback code is en The XRT86VL30 will calloopback code deactive Code Deactivation registed is enabled. (Regist 0 = Disables automatic activation code.	XRT86VL30 in remote loopback automati- e loopback code activation code specified in Code Activation Register if Receive activa- nabled (Register address:0x0126). ancel the remote loopback upon detecting the ation code specified in the Receive Loopback ster if the Receive deactivation loopback

HEX ADDRESS: 0x012E



TABLE 46: RECEIVE LOOPBACK ACTIVATION CODE REGISTER - CODE 2 (RLACR2)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7-1	RXLBAC[6:0]	R/W	1010101	Receive activation loopback code These seven bits determine the receive loopback activation code. The MSB of the receive activation loopback code is received first.
0	RXLBACENB	R/W	0	Receive activation loopback code enable This bit enables the receive loopback activation code detection. Receive loopback activation code is detected by writing the expected receive activation loopback code in this register and enabling it using this bit.
	O'alla	Opp		The length and format of the Receive loopback activation code is determined by the Loopback Code Control Register (Register 0x0124). 0 = Disables the receive loopback code activation detection. 1 = Enables the receive loopback code activation detection.

TABLE 47: RECEIVE LOOPBACK DEACTIVATION CODE REGISTER - CODE 2 (RLDCR2) HEX ADDRESS: 0x012F

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-1	RXLBDC[6:0]	R/W	1010101	Receive deactivation loopback code These seven bits determine the receive loopback deactivation code. The MSB of the receive deactivation loopback code is received first.
0	RXLBDCENB	R/W	0,0	Receive deactivation loopback code enable This bit enables the receive loopback deactivation code detection. Receive loopback deactivation code is detected by writing the expected receive deactivation loopback code in this register and enabling it using this bit. The length and format of the Receive loopback deactivation code is determined by the Loopback Code Control Register (Register 0x0124). 0 = Disables the receive loopback code deactivation detection. 1 = Enables the receive loopback code deactivation detection.



REV. 1.0.2

TABLE 48: TRANSMIT SPRM AND NPRM CONTROL REGISTER (TSPRMCR)

Віт	Function	Түре	DEFAULT	Description-Operation
7	FC_Bit	R/W	0	NPRM FC Bit This bit is used to set the value of the FC bit field within the NPRM report.
6	PA_Bit	R/W	0	NPRM PA Bit This bit is used to set the value of the PA bit field within the NPRM report.
5	U1_BIT	R/W	0	U1 Bit This bit provides the contents of the U1 bit within the outgoing SPRM message.
4	U2_BIT	R/W	TO QUI	U2 Bit This bit provides the contents of the U2 bit within the outgoing SPRM message.
3-0	R_BIT	R/W	0000	R-Bit This bit provides the contents of the R bit within the outgoing SPRM message.
			No.	R-Bit This bit provides the contents of the R bit within the outgoing SPRM message.



TABLE 49: DATA LINK CONTROL REGISTER (DLCR2)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	SLC-96 Data Link Enable	R/W	0	SLC®96 DataLink Enable This bit permits the user to configure the channel to support the transmission and reception of the "SLC-96 type" of data-link message. 0 - Channel does not support the transmission and reception of "SLC-96" type of data-link messages. Regular SF framing bits will be transmitted. 1 - Channel supports the transmission and reception of the "SLC-96" type of data-link messages. Note: This bit is only active if the channel has been configured to operate in either the SLC-96 or the ESF Framing formats.
6	MOS ABORT Disable	heer had no	o Sucroporto	MOS ABORT Disable: This bit permits the user to either enable or disable the "Automatic MOS ABORT" feature within Transmit HDLC Controller # 2. If the user enables this feature, then Transmit HDLC Controller block # 2 will automatically transmit the ABORT Sequence (e.g., a zero followed by a string of 7 consecutive "1s") whenever it abruptly transitions from transmitting a MOS type of message, to transmitting a BOS type of message. If the user disables this feature, then the Transmit HDLC Controller Block # 2 will NOT transmit the ABORT sequence, whenever it abruptly transitions from transmitting a MOS-type of message to transmitting a BOS-type of message. 0 - Enables the "Automatic MOS Abort" feature 1 - Disables the "Automatic MOS Abort" feature
5	Rx_FCS_DIS	R/W	0	Receive Frame Check Sequence (FCS) Verification Enable/Disable This bit permits the user to configure the Receive HDLC Controller Block # 2 to compute and verify the FCS value within each incoming LAPD message frame. 0 - Enables FCS Verification 1 - Disables FCS Verification
4	AutoRx	R/W	0	Auto Receive LAPD Message This bit configures the Receive HDLC Controller Block #2 to discard any incoming BOS or LAPD Message frame that exactly match which is currently stored in the Receive HDLC1 buffer. 0 = Disables this "AUTO DISCARD" feature 1 = Enables this "AUTO DISCARD" feature.
3	Tx_ABORT	R/W	0	Transmit ABORT This bit configures the Transmit HDLC Controller Block # 2 to transmit an ABORT sequence (string of 7 or more consecutive 1's) to the Remote terminal. 0 - Configures the Transmit HDLC Controller Block # 2 to function normally (e.g., not transmit the ABORT sequence). 1 - Configures the Transmit HDLC Controller block # 2 to transmit the ABORT Sequence.





TABLE 49: DATA LINK CONTROL REGISTER (DLCR2)

HEX ADDRESS: 0x0143

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
2	Tx_IDLE	R/W	o O O O O O O O O O O O O O O O O O O O	Transmit Idle (Flag Sequence Byte) This bit configures the Transmit HDLC Controller Block #2 to unconditionally transmit a repeating string of Flag Sequence octets (0X7E) in the data link channel to the Remote terminal. In normal conditions, the Transmit HDLC Controller block will repeatedly transmit the Flag Sequence octet whenever there is no MOS message to transmit to the remote terminal equipment. However, if the user invokes this "Transmit Idle Sequence" feature, then the Transmit HDLC Controller block will UNCONDITIONALLY transmit a repeating stream of the Flag Sequence octet (thereby overwriting all outbound MOS data-link messages). 0 - Configures the Transmit HDLC Controller Block # 2 to transmit data-link information in a "normal" manner. 1 - Configures the Transmit HDLC Controller block # 2 to transmit a repeating string of Flag Sequence Octets (0x7E). Note: This bit is ignored if the Transmit HDLC2 controller is operating in the BOS Mode - bit 0 (MOS/BOS) within this register is set to 0.
1	Tx_FCS_EN	RW	may no	Transmit LAPD Message with Frame Check Sequence (FCS) This bit permits the user to configure the Transmit HDLC Controller block # 2 to compute and append FCS octets to the "back-end" of each outbound MOS data-link message. 0 - Configures the Transmit HDLC Controller block # 2 to NOT compute and append the FCS octets to the back-end of each outbound MOS data-link message. 1 - Configures the Transmit HDLC Controller block # 2 TO COM-PUTE and append the FCS octets to the back-end of each outbound MOS data-link message. Note: This bit is ignored if the transmit HDLC2 controller has been configured to operate in the BOS mode - bit 0 (MOS/BOS) within this register is set to 0.
0	MOS/BOS	R/W	0	Message Oriented Signaling/Bit Oriented Signaling Send This bit permits the user to enable LAPD transmission through HDLC Controller Block # 2 using either BOS (Bit-Oriented Signaling) or MOS (Message-Oriented Signaling) frames. 0 - Transmit HDLC Controller block # 2 BOS message Send. 1 - Transmit HDLC Controller block # 2 MOS message Send. Note: This is not an Enable bit. This bit must be set to "0" each time a BOS is to be sent.



TABLE 50: TRANSMIT DATA LINK BYTE COUNT REGISTER (TDLBCR2)

Віт	Function	Түре	DEFAULT	Description-Operation
7	TxHDLC2 BUFAvail/BUFSel	R/W	Olice On Proposition	Transmit HDLC2 Buffer Available/Buffer Select This bit has different functions, depending upon whether the user is writing to or reading from this register, as depicted below. If the user is writing data into this register bit: 0 - Configures the Transmit HDLC2 Controller to read out and transmit the data, residing within "Transmit HDLC2 Buffer # 0", via the Data Link channel to the remote terminal equipment. 1 - Configures the Transmit HDLC2 Controller to read out and transmit the data, residing within the "Transmit HDLC2 Buffer #1", via the Data Link channel to the remote terminal equipment. If the user is reading data from this register bit: 0 - Indicates that "Transmit HDLC2 Buffer # 0" is the next available buffer. In this case, if the user wishes to write in the contents of a new "outbound" Data Link Message into the Transmit HDLC2 Message Buffer, he/she should proceed to write this message into "Transmit HDLC2 Buffer # 0" - Address location: 0x0600. 1 - Indicates that "Transmit HDLC2 Buffer # 1" is the next available buffer. In this case, if the user wishes to write in the contents of a new "outbound" Data Link Message into the Transmit HDLC2 Message Buffer, he/she should proceed to write this message into "Transmit HDLC2 Buffer # 1" - Address location: 0x0700. Note: If one of these Transmit HDLC2 buffers contain a message which has yet to be completely read-in and processed for transmission by the Transmit HDLC2 controller, then this bit will automatically reflect the value corresponding to the next available buffer when it is read. Changing this bit to the inuse buffer is not permitted.
6-0	TDLBC[6:0]	R/W	0000000	Transmit HDLC2 Message - Byte Count The exact function of these bits depends on whether the Transmit HDLC 2 Controller is configured to transmit MOS or BOS messages to the Remote Terminal Equipment. In BOS MODE: These bit fields contain the number of repetitions the BOS message must be transmitted before the Transmit HDLC2 controller generates the Transmit End of Transfer (TxEOT) interrupt and halts transmission. If these fields are set to 00000000, then the BOS message will be transmitted for an indefinite number of times. In MOS MODE: These bit fields contain the length, in number of octets, of the message to be transmitted. The length of MOS message specified in these bits include header bytes such as the SAPI, TEI, Control field, however, it does not include the FCS bytes.



REV. 1.0.2


TABLE 51: RECEIVE DATA LINK BYTE COUNT REGISTER (RDLBCR2)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	RBUFPTR	R/W	0	Receive HDLC2 Buffer-Pointer This bit Identifies which Receive HDLC2 buffer contains the most recently received HDLC2 message. 0 - Indicates that Receive HDLC2 Buffer # 0 contains the contents of the most recently received HDLC message. 1 - Indicates that Receive HDLC2 Buffer # 1 contains the contents of the most recently received HDLC message.
6-0	RDLBC[6:0]	R/W		Receive HDLC Message - byte count The exact function of these bits depends on whether the Receive HDLC Controller Block #2 is configured to receive MOS or BOS messages. In BOS Mode: These seven bits contain the number of repetitions the BOS message must be received before the Receive HDLC2 controller generates the Receive End of Transfer (RxEOT) interrupt. If these bits are set to "0000000", the message will be received indefinitely and no Receive End of Transfer (RxEOT) interrupt will be generated. In MOS Mode: These seven bits contain the size in bytes of the HDLC2 message that has been received and written into the Receive HDLC buffer. The length of MOS message shown in these bits include header bytes such as the SAPI, TEI, Control field, AND the FCS bytes.
				These seven bits contain the size in bytes of the HDLC2 message that has been received and written into the Receive HDLC buffer. The length of MOS message shown in these bits include header bytes such as the SAPI, TEI, Control field, AND the FCS bytes.



TABLE 52: DATA LINK CONTROL REGISTER (DLCR3)

Віт	Function	Түре	DEFAULT	Description-Operation
7	SLC-96 Data Link Enable	R/W	0	SLC®96 DataLink Enable This bit permits the user to configure the channel to support the transmission and reception of the "SLC-96 type" of data-link message. 0 - Channel does not support the transmission and reception of "SLC-96" type of data-link messages. Regular SF framing bits will be transmitted. 1 - Channel supports the transmission and reception of the "SLC-96" type of data-link messages. Note: This bit is only active if the channel has been configured to operate in either the SLC-96 or the ESF Framing formats.
6	MOS ABORT Disable	R/W	o produ	MOS ABORT Disable: This bit permits the user to either enable or disable the "Automatic MOS ABORT" feature within Transmit HDLC Controller # 3. If the user enables this feature, then Transmit HDLC Controller block # 3 will automatically transmit the ABORT Sequence (e.g., a zero followed by a string of 7 consecutive "1s") whenever it abruptly transitions from transmitting a MOS type of message, to transmitting a BOS type of message. If the user disables this feature, then the Transmit HDLC Controller Block # 3 will NOT transmit the ABORT sequence, whenever it abruptly transitions from transmitting a MOS-type of message to transmitting a BOS-type of message. 0 - Enables the "Automatic MOS Abort" feature 1 - Disables the "Automatic MOS Abort" feature
5	Rx_FCS_DIS	R/W	0	Receive Frame Check Sequence (FCS) Verification Enable/Disable This bit permits the user to configure the Receive HDLC Controller Block # 3 to compute and verify the FCS value within each incoming LAPD message frame. 0 - Enables FCS Verification 1 - Disables FCS Verification
4	AutoRx	R/W	0	Auto Receive LAPD Message This bit configures the Receive HDLC Controller Block #3 to discard any incoming BOS or LAPD Message frame that exactly match which is currently stored in the Receive HDLC3 buffer. 0 = Disables this "AUTO DISCARD" feature 1 = Enables this "AUTO DISCARD" feature.
3	Tx_ABORT	R/W	0	Transmit ABORT This bit configures the Transmit HDLC Controller Block #3 to transmit an ABORT sequence (string of 7 or more consecutive 1's) to the Remote terminal. 0 - Configures the Transmit HDLC Controller Block # 3 to function normally (e.g., not transmit the ABORT sequence). 1 - Configures the Transmit HDLC Controller block # 3 to transmit the ABORT Sequence.





ABLE 52: DATA LINK CONTROL REGISTER (DLCR3)
HEX ADDRESS: 0x0153

IABLE	52: DATA LINK	CONTRO	L REGISTER	(DLCR3)	

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
2	Tx_IDLE	R/W	o o o o o o o o o o o o o o o o o o o	Transmit Idle (Flag Sequence Byte) This bit configures the Transmit HDLC Controller Block #3 to unconditionally transmit a repeating string of Flag Sequence octets (0X7E) in the data link channel to the Remote terminal. In normal conditions, the Transmit HDLC Controller block will repeatedly transmit the Flag Sequence octet whenever there is no MOS message to transmit to the remote terminal equipment. However, if the user invokes this "Transmit Idle Sequence" feature, then the Transmit HDLC Controller block will UNCONDITIONALLY transmit a repeating stream of the Flag Sequence octet (thereby overwriting all outbound MOS data-link messages). 0 - Configures the Transmit HDLC Controller Block # 3 to transmit data-link information in a "normal" manner. 1 - Configures the Transmit HDLC Controller block # 3 to transmit a repeating string of Flag Sequence Octets (0x7E). Note: This bit is ignored if the Transmit HDLC3 controller is operating in the BOS Mode - bit 0 (MOS/BOS) within this register is set to 0.
1	Tx_FCS_EN	R/W	and m	Transmit LAPD Message with Frame Check Sequence (FCS) This bit permits the user to configure the Transmit HDLC Controller block # 3 to compute and append FCS octets to the "back-end" of each outbound MOS data-link message. 0 - Configures the Transmit HDLC Controller block # 3 to NOT compute and append the FCS octets to the back-end of each outbound MOS data-link message. 1 - Configures the Transmit HDLC Controller block # 3 TO COMPUTE and append the FCS octets to the back-end of each outbound MOS data-link message. Note: This bit is ignored if the transmit HDLC3 controller has been configured to operate in the BOS mode - bit 0 (MOS/BOS) within this register is set to 0.
0	MOS/BOS	R/W	0	Message Oriented Signaling/Bit Oriented Signaling Send This bit permits the user to enable LAPD transmission through HDLC Controller Block # 3 using either BOS (Bit-Oriented Signaling) or MOS (Message-Oriented Signaling) frames. 0 - Transmit HDLC Controller block # 3 BOS message Send. 1 - Transmit HDLC Controller block # 3 MOS message Send. Note: This is not an Enable bit. This bit must be set to "0" each time a BOS is to be sent.



SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

TABLE 53: TRANSMIT DATA LINK BYTE COUNT REGISTER (TDLBCR3)

Віт	Function	Түре	DEFAULT	Description-Operation
7	TxHDLC3 BUFAvail/BUFSel	R/W	o Sucr of not be	Transmit HDLC3 Buffer Available/Buffer Select This bit has different functions, depending upon whether the user is writing to or reading from this register, as depicted below. If the user is writing data into this register bit: 0 - Configures the Transmit HDLC3 Controller to read out and transmit the data, residing within "Transmit HDLC3 Buffer # 0", via the Data Link channel to the remote terminal equipment. 1 - Configures the Transmit HDLC3 Controller to read out and transmit the data, residing within the "Transmit HDLC3 Buffer #1", via the Data Link channel to the remote terminal equipment. If the user is reading data from this register bit: 0 - Indicates that "Transmit HDLC3 Buffer # 0" is the next available buffer. In this case, if the user wishes to write in the contents of a new "outbound" Data Link Message into the Transmit HDLC3 Message Buffer, he/she should proceed to write this message into "Transmit HDLC3 Buffer # 0" - Address location: 0x0600. 1 - Indicates that "Transmit HDLC3 Buffer # 1" is the next available buffer. In this case, if the user wishes to write in the contents of a new "outbound" Data Link Message into the Transmit HDLC3 Message Buffer, he/she should proceed to write this message into "Transmit HDLC3 Buffer # 1" - Address location: 0x0700. Note: If one of these Transmit HDLC3 buffers contain a message which has yet to be completely read-in and processed for transmission by the Transmit HDLC3 controller, then this bit will automatically reflect the value corresponding to the next available buffer when it is read. Changing this bit to the inuse buffer is not permitted.
6-0	TDLBC[6:0]	R/W	0000000	Transmit HDLC3 Message - Byte Count The exact function of these bits depends on whether the Transmit HDLC 3 Controller is configured to transmit MOS or BOS messages to the Remote Terminal Equipment. In BOS MODE: These bit fields contain the number of repetitions the BOS message must be transmitted before the Transmit HDLC3 controller generates the Transmit End of Transfer (TxEOT) interrupt and halts transmission. If these fields are set to 00000000, then the BOS message will be transmitted for an indefinite number of times. In MOS MODE: These bit fields contain the length, in number of octets, of the message to be transmitted. The length of MOS message specified in these bits include header bytes such as the SAPI, TEI, Control field, however, it does not include the FCS bytes.



REV. 1.0.2

TABLE 54: RECEIVE DATA LINK BYTE COUNT REGISTER (RDLBCR3)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	RBUFPTR	R/W	0	Receive HDLC2 Buffer-Pointer This bit Identifies which Receive HDLC3 buffer contains the most recently received HDLC3 message. 0 - Indicates that Receive HDLC3 Buffer # 0 contains the contents of the most recently received HDLC message. 1 - Indicates that Receive HDLC3 Buffer # 1 contains the contents of the most recently received HDLC message.
6-0	RDLBC[6:0]	RE AND She had	OOOOOOO	Receive HDLC Message - byte count The exact function of these bits depends on whether the Receive HDLC Controller Block #3 is configured to receive MOS or BOS messages. In BOS Mode: These seven bits contain the number of repetitions the BOS message must be received before the Receive HDLC3 controller generates the Receive End of Transfer (RxEOT) interrupt. If these bits are set to "0000000", the message will be received indefinitely and no Receive End of Transfer (RxEOT) interrupt will be generated. In MOS Mode: These seven bits contain the size in bytes of the HDLC3 message that has been received and written into the Receive HDLC buffer. The length of MOS message shown in these bits include header bytes such as the SAPI, TEI, Control field, AND the FCS bytes.



TABLE 55: BERT CONTROL REGISTER (BCR)

7-4 Reserved R/W 0 Reserved 3-0 BERT[3:0] R/W 0000 BERT Pattern Select 0010 = PRBS X20 + X3 + 1 0011 = QRSS X20 + X17 + 1 0100 = All Ones 0101 = 3 in 24 0111 = 1 in 8 1000 = 55 Octet Pattern 1001 = DAlly Pattern 1010 = PRBS X20 + X17 + 1 0100 = Sin 24 0011 = 10 Dally Pattern 1010 = PRBS X20 + X17 + 1 0thers = Invalid BERT Pattern Definitions 3 in 24 0001 0001 0000 0001 0000 0000 1 in 8 0000 0010 55 Octet (Unframed) This pattern is shown in HEX format for simplification purposes. 01 01 01 01 01 01 80 01 01 01 01 01 01 01 03 01 101 01 07 01 01 01 01 55 55 55 55 AA AA AA AA O1 01 01 01 01 01 01 FF FF FF FF FF FF FF 80 01 80 01 80 01 80 01 80 01 80 01 80 01	Віт	Function	TYPE	DEFAULT	Description-Operation							
0010 =PRBS X20 + X3 + 1 0011 = QRSS X20 + X17 + 1 0100 = All Ones 0101 = All Zeros 0110 = 3 in 24 0111 = 1 in 8 1000 = 55 Octet Pattern 1001 = Daly Pattern 1010 = PRBS X20 + X17 + 1 Others = Invalid	7-4	Reserved	R/W	0	Reserved							
0011 = QRSS X20 + X17 + 1 0100 = All Ones 0101 = All Zeros 0110 = 3 in 24 0111 = 1 in 8 1000 = 55 Octet Pattern 1001 = Daly Pattern 1010 = PRBS X20 + X17 + 1 Others = Invalid	3-0	BERT[3:0]	R/W	0000	BERT Pattern Select							
0100 = All Ones 0101 = All Zeros 0110 = 3 in 24 0111 = 1 in 8 1000 = 55 Octet Pattern 1001 = Daly Pattern 1010 = PRBS X20 + X17 + 1 Others = Invalid					0010 =PRBS X20 + X3 + 1							
0101 = All Zeros 0110 = 3 in 24 0111 = 1 in 8 1000 = 55 Octet Pattern 1001 = Daly Pattern 1010 = PRBS X20 + X17 + 1 Others = Invalid					0011 = QRSS X20 + X17 + 1							
0110 = 3 in 24 0111 = 1 in 8 1000 = 55 Octet Pattern 1001 = Daly Pattern 1010 = PRBS X20 + X17 + 1 Others = Invalid					0100 = All Ones							
0111 = 1 in 8 1000 = 55 Octet Pattern 1001 = Daly Pattern 1010 = PRBS X20 + X17 + 1 Others = Invalid												
1000 = 55 Octet Pattern 1001 = Daly Pattern 1010 = PRBS X20 + X17 + 1 Others = Invalid												
1001 = Daly Pattern 1010 = PRBS X20 + X17 + 1 Others = Invalid												
1010 = PRBS X20 + X17 + 1 Others = Invalid												
Others = Invalid		9	0									
BERT Pattern Definitions 3 in 24 0001 0001 0000 0001 0000 0000 1 in 8 0000 0010 55 Octet (Unframed) This pattern is shown in HEX format for simplification purposes. 01 01 01 01 01 01 80 01 01 01 01 01 01 01 01 01 07 01 01 01 01 55 55 55 55 AA AA AA AA O1 01 0		Y is	DA									
BERT Pattern Definitions 3 in 24 0001 0001 0000 0001 0000 0000 1 in 8 0000 0010 55 Octet (Unframed) This pattern is shown in HEX format for simplification purposes. 01 01 01 01 01 01 01 01 01 01 01 01 01 0		Others = Invalid										
1 in 8 0000 0010 55 Octet (Unframed) This pattern is shown in HEX format for simplification purposes. 01 01 01 01 01 01 80 01 01 01 01 01 01 01 01 01 01 01 01 01		Pattern Definitions	Day of	TO TO	.							
1 in 8 0000 0010 55 Octet (Unframed) This pattern is shown in HEX format for simplification purposes. 01 01 01 01 01 01 80 01 01 01 01 01 01 01 01 01 01 01 01 01	0001	0001 0000 0001 0000 (0000	. %								
1 in 8 0000 0010 55 Octet (Unframed) This pattern is shown in HEX format for simplification purposes. 01 01 01 01 01 01 80 01 01 01 01 01 01 01 01 01 01 01 01 01	0001	0001 0000 0001 0000 (L. 1								
1 in 8 0000 0010 55 Octet (Unframed) This pattern is shown in HEX format for simplification purposes. 01 01 01 01 01 01 80 01 01 01 01 01 01 01 01 01 01 01 01 01				70.	10 10%							
0000 0010 55 Octet (Unframed) This pattern is shown in HEX format for simplification purposes. 01 01 01 01 01 01 80 01 01 01 01 01 01 01 01 01 01 01 01 01	1 in 8			7/								
55 Octet (Unframed) This pattern is shown in HEX format for simplification purposes. 01 01 01 01 01 01 01 01 01 01 01 01 01 0	0000	0010		~	0 6 3							
55 Octet (Unframed) This pattern is shown in HEX format for simplification purposes. 01 01 01 01 01 01 01 01 01 01 01 01 01 0	0000	0010			0, 8, 8,							
55 Octet (Unframed) This pattern is shown in HEX format for simplification purposes. 01 01 01 01 01 01 01 01 01 01 01 01 01 0					90 10 110							
This pattern is shown in HEX format for simplification purposes. 01 01 01 01 01 01 80 01 01 01 01 01 01 01 01 01 01 01 01 01	55 Oc	tet (Unframed)			10 10							
01 01 01 01 01 01 80 01 01 01 01 01 01 03 01 01 01 01 01 01 01 01 55 55 55 55 AA AA AA AA 01 01 0	This p	attern is shown in HEX	format	for simplific	cation purposes.							
01 01 FF FF FF FF FF 80 01 80 01 80 01 80 01 80 01 0		01 01 01 01 80 01 01 0 FF FF FF FF FF 80	01 01 01 01 80 0	01 03 01 ()1 80 01 8(01 01 01 07 01 01 01 01 55 55 55 AA AA AA AA O1 01 01 01 01 00 00 00 00 00 00 00 00 00							

BERT Pattern Definitions

3 in 24

1 in 8

55 Octet (Unframed)

Daly Pattern (Framed)

This pattern is shown in HEX format for simplification purposes.

01 01 FF FF FF FF FF FF 80 01 80 01 80 01 80 01 80 01 80 01 ...

1.1 T1 Synchronization status message

T1 synchronization messages are sent through the FDL (Facility Data Link) bits by using a BOC (Bit Oriented Code) controller within the XRT86VL30 device. The most right bit position in the BOC code is sent first. The SSM message that are used in typical BITS applications are shown below. These messages are defined in specification ANSI T1.101-1999.

TABLE 56: T1 SSM MESSAGES

QUALITY LEVEL	DESCRIPTION	BOC CODE
1	Stratum 1 Traceable	00000100 11111111
2	Synchronized Traceability Unknown	00001000 11111111
3	Stratum 2 Traceable	00001100 11111111
4	Stratum 3 Traceable	00010000 11111111
5	SONET Minimum Clock Traceable	00100010 11111111
6	Stratum 4 Traceable	00101000 11111111
7	Do Not Use for Synchronization	00110000 11111111
User Assignable	Reserved for Network Synchronization Use	01000000 11111111

1.2 T1 BOC Receiver

If enabled, the T1 BOC receiver will monitor the FDL bits for SSM messages with various features being supported. Some of these features are Change of Status Alarm, 3 independent pre-set codes for matching validation (each having its own alarm), filter settings for consecutive pattern qualification, and many more.

not by option

Note: If the receive BOC is enabled, the part will still report BOS and MOS messages as described in the register descriptions.

1.3 T1 BOC Transmitter

The T1 BOC transmitter will automatically insert an SSM message in the correct FDL bit positions if enabled. Once the message is stored in the TFDL register, Bit 0=1 sends the message, automatically followed by the Abort Sequence.



TABLE 57: SSM BOC CONTROL REGISTER (BOCCR 0x0170H)

BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
TxABORT	RMF[1:0]		RBOCE	BOCR	RBF	[1:0]	SBOC
R/W	R/W	R/W	R/W	Auto Clear	R/W	R/W	Auto Clear
0	0	0	0	0	0	0	0

BIT 7 - Transmit Abort Sequence Enable

By default, the transmitter will send an IDLE flag after the SSM message (unless continous is set). To send an Abort sequence to over write the IDLE flag, set this bit to '1'.

- } 0 Disabled
- } 1 Enable TxABORT

BITS [6:5] - Receive Match Filter Bits

These bits are used to set the number of consecutive error free patterns that must be received before the receive Match Event is set. This filter can be set to any message, not just a Valid SSM message. This filter does NOT apply to the ation...

'it is set to "("
'an only RFDL valid message or alarm indication. The RFDL alarm and valid register have their own filter. See BITS [2:1] of this register.

- } 00 None
- } 01 3 consecutive patterns
- } 10 5 consecutive patterns
- } 11 7 consecutive patterns

BIT 4 - Receive BOC Enable

This bit is used to enable the BOC receiver. If this bit is set to "0", only standard BOS messages will be processed by the HDLC controller. For clarification, BOC messages can only be processed through the FDL bits.

- } 0 Disabled
- } 1 Enable Receive BOC

BIT 3 - BOC Reset

This bit is used to reset the receive BOC controller. The function of this bit is to reset all the BOC register values to their default values, except the BOC Interrupt registers. This register bit is automatically set back to '0' so that the user only needs to write '1' to send a subsequent reset.

} 1 - Reset BOC

BITS [2:1] - Receive BOC Filter Bits

These bits are used to set the number of consecutive error free patterns that must be received before the receive BOC alarm indication is set and the RFDL Valid Register is updated. This filter does NOT apply to the RFDL Matching Event registers. The 3 RFDL Matching Event Registers have a separate filter that applies equally to all three matching registers. Therefore, there are a total of 2 filters.

- } 00 None
- } 01 3 consecutive patterns
- } 10 5 consecutive patterns
- } 11 7 consecutive patterns

BIT 0 - Send BOC Message

This bit is used to transmit the stored BOC message in the transmit FDL register. This register bit is automatically set back to '0' so that the user only needs to write '1' to send a subsequent BOC message.

- } 0 Normal Operation
- } 1 Send BOC Message



TABLE 58: SSM RECEIVE FDL REGISTER (RFDLR 0x0171H)

BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
Rese	erved	RBOC[5:0]					
RO	RO	RO	RO	RO	RO	RO	RO
0	0	0	0	0	0	0	0

BITS [7:6] - Reserved

BITS [5:0] - Receive BOC Message

Message most recently

Only the product of the prod These bits contain the most recently received BOC message if the filter setting has been meet in bits[2:1] of register 0xn170h.



TABLE 59: SSM RECEIVE FDL MATCH 1 REGISTER (RFDLMR1 0x0172H)

BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
Rese	erved		RFDLM1[5:0]				
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0

BITS [7:6] - Reserved

BITS [5:0] - Receive FDL Match 1

These bits can be used to set an expected value to be compared to the actual receive FDL message. This register is one of three possible expected values that can be set. Upon a match of this register, an independent alarm will be set. In addition, this register has a filter for consecutive message validation.

TABLE 60: SSM RECEIVE FDL MATCH 2 REGISTER (RFDLMR2 0x0173H)

BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
Rese	erved	10 L	0,00	RFDLM	И2[5:0]		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	000	00	0	0	0

BITS [7:6] - Reserved

BITS [5:0] - Receive FDL Match 2

These bits can be used to set an expected value to be compared to the actual receive FDL message. This register is one of three possible expected values that can be set. Upon a match of this register, an independent alarm will be set. In addition, this register has a filter for consecutive message validation.

TABLE 61: SSM RECEIVE FDL MATCH 3 REGISTER (RFDLMR3 0x0174H)

BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
Rese	erved			RFDLI	И3[5:0]		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0

BITS [7:6] - Reserved

BITS [5:0] - Receive FDL Match 3

These bits can be used to set an expected value to be compared to the actual receive FDL message. This register is one of three possible expected values that can be set. Upon a match of this register, an independent alarm will be set. In addition, this register has a filter for consecutive message validation.

TABLE 62: SSM TRANSMIT FDL REGISTER (TFDLR 0x0175H)

BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
Rese	erved			TBO	C[5:0]		
RW	RW	RW	RW	RW	RW	RW	RW
0	0	0	0	0	0	0	0

BITS [7:6] - Reserved

BITS [5:0] - Transmit BOC Message

These bits are used to store the BOC message to be transmitted out the FDL bits. Once the message has been stored in this register, Bit 0 within the BOC Control Register is used to automatically transmit the message.

Note: The TxBYTE Count register 0x0176h is used to set the number of repetitions for this BOC message before the Abort sequence is sent out. The default is one repetition.

TABLE 63: SSM TRANSMIT BYTE COUNT REGISTER (TBCR 0x0176H)

BIT7	BIT6	BIT5	BIT4 BIT	3 BIT2	BIT1	BIT0					
	TBCR[7:0]										
RW	RW	RW	RW RV	RW	RW	RW					
0	0	0	0 0	0	0	1					

BITS [7:0] - Transmit Byte Count Value

These bits are used to store the amount of repetitions the Transmit BOC message will be sent before an Abort sequence. The default value is "1". If "0" is programmed into this register, the transmit BOC will be set continuously. To stop a continuous transmission, the TxBYTE count should be programmed to a definite value, and then re-send the BOC message.

HEX ADDRESS: 0x01FE

HEX ADDRESS: 0x01FF



TABLE 64: DEVICE ID REGISTER (DEVID)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7-0	DEVID[7:0]	RO	0x39	DEVID This register is used to identify the XRT86VL30 Framer/LIU. The value of this register is 0x38h.

TABLE 65: REVISION ID REGISTER (REVID)

Віт	Function	Түре	DEFAULT	Description-Operation
7-0	REVID[7:0]	RO Ne O	00000001	This register is used to identify the revision number of the XRT86VL30.
		shee	Par nor	The value of this register for the first revision is A - 0x01h. Note: The content of this register is subject to change when a newer revision of the device is issued.



TABLE 66: TRANSMIT CHANNEL CONTROL REGISTER 0-23 (TCCR 0-23) HEX ADDRESS: 0x0300 TO 0x0317

Віт	Function	Түре	DEFAULT		DESCRIPTION-OPERATION				
7	LAPDcntl[1]	R/W	1	Transmit LAPD Contr					
6	LAPDcntl[0]	R/W	0	These bits select which one of the three Transmit LAPD controller is or ured to use D/E time slot (Octets 0-23) for transmitting LAPD message. The following table presents the different settings of these two bits.					
				LAPDCNTL[1:0]	LAPD CONTROLLER SELECTED				
				00	Transmit LAPD Controller 1				
				01	Transmit LAPD Controller 2				
	ON SA	hoppo	10	The TxDE[1:0] bits in the Transmit Signaling and Data Link Select Register (TSDLSR - Register Address - 0x010A, bit 3-2) determine the data source for D/E time slots.					
			No.	11	Transmit LAPD Controller 3				
			and m	transmission. datalink for tra	nsmit LAPD Controllers can use D/E timeslots for However, only Transmit LAPD Controller 1 can use nsmission. Register 0x0300 represents D/E time slot represents D/E time slot 23.				
5 - 4	TxZERO[1:0]	R/W	00	Selects Type of Zero These bits select the ty XRT86VL30 device .	Suppression The of zero code suppression used by the				
				TxZERO[1:0]	TYPE OF ZERO CODE SUPPRESSION SELECTED				
				00 No	zero code suppression is used				
				01 AT	&T bit 7 stuffing is used				
				co	TE zero code suppression is used. If GTE zero de suppression is used, bit 8 is stuffed in non-sigling frame. Otherwise, bit 7 is stuffed in signaling time if signaling bit is zero.				
					OS zero code suppression is used. The value 98 replaces the input data				

HEX ADDRESS: 0x0300 TO 0x0317

TABLE 66: TRANSMIT CHANNEL CONTROL REGISTER 0-23 (TCCR 0-23)

Віт	Function	Түре	DEFAULT		DESCRIPTION-OPERATION
3-0	TxCond(3:0)	R/W	0000	These bits allow with internally g remote terminal ents the differer	nel Conditioning for Timeslot 0 to 23 of the user to substitute the input PCM data (Octets 0-23) enerated Conditioning Codes prior to transmission to the equipment on a per-channel basis. The table below present conditioning codes based on the setting of these bits. It is so 0x0300 represents time slot 0, and address 0x0317 report 23.
				TxCond[1:0]	CONDITIONING CODES
		X		0x0 / 0xE	Contents of timeslot octet are unchanged.
	Q	To he	Drodu eer dr	0x1	All 8 bits of the selected timeslot octet are inverted (1's complement) OUTPUT = (TIME_SLOT_OCTET) XOR 0xFF
		S	eo. du	0x2	Even bits of the selected timeslot octet are inverted OUTPUT = (TIME_SLOT_OCTET) XOR 0xAA
		an	y are	0x3	Odd bits of the selected time slot octet are inverted OUTPUT = (TIME_SLOT_OCTET) XOR 0x55
			e pare	0x4 0n	Contents of the selected timeslot octet will be substituted with the 8 -bit value in the Transmit Programmable User Code Register (0x0320-0x0337),
				0x5	Contents of the timeslot octet will be substituted with the value 0x7F (BUSY Code)
				0x6	Contents of the timeslot octet will be substituted with the value 0xFF (VACANT Code)
				0x7	Contents of the timeslot octet will be substituted with the BUSY time slot code (111#_####), where ###### is the Timeslot number
				0x8	Contents of the timeslot octet will be substituted with the MOOF code (0x1A)
				0x9	Contents of the timeslot octet will be substituted with the A-Law Digital Milliwatt pattern
				0xA	Contents of the timeslot octet will be substituted with the $\mu\text{-Law}$ Digital Milliwatt pattern
				0xB	The MSB (bit 1) of input data is inverted
				0xC	All input data except MSB is inverted
				0xD	Contents of the timeslot octet will be substituted with the PRBS X ¹⁵ + X ¹⁴ + 1/QRTS pattern
					NOTE: PRBS X^{15} + X^{14} + 1 or QRTS pattern depends on PRBSType selected in the register 0x0123 - bit 7
				0xF	D/E time slot - The TxDE[2:0] bits in the Transmit Signaling and Data Link Select Register (0x010A) will determine the data source for D/E time slots.



HEX ADDRESS: 0x0320 TO 0x0337

REV. 1.0.2

TABLE 67: TRANSMIT USER CODE REGISTER 0-23 (TUCR 0-23)

Віт	Function	TYPE	DEFAULT	DESCRIPTION-OPERATION
7-0	TUCR[7:0]	R/W	b00010111	Transmit Programmable User code. These eight bits allow users to program any code in this register to replace the input PCM data when the Transmit Channel Control Register (TCCR) is configured to replace timeslot octet with programmable user code. (i.e. if TCCR is set to '0x4') The default value of this register is an IDLE Code (b00010111).

data sheet are for broducts) mentioned in this actured



TABLE 68: TRANSMIT SIGNALING CONTROL REGISTER 0-23 (TSCR 0-23) HEX ADDRESS: 0x0340 to 0x0357

Віт	Function	Түре	DEFAULT	Description-Operation
7	A (x)	R/W	See Note	Transmit Signaling bit A This bit allows user to provide signaling Bit A (Octets 0-23) if Robbed-bit signaling is enabled (Rob_Enb bit of this register set to 1) and if signalling data is inserted from TSCR (TxSIGSRC[1:0] = 01 in this register. 0x0240 represents signalling data for Time Slot 0.
				NOTE: Register 0x0340 represents signaling data for Time Slot 0, and 0x0357 represents signaling data for Time Slot 23.
6	B (y)	R/W	See Note	Transmit Signaling bit B This bit allows user to provide signaling Bit B (Octets 0-23) if Robbed-bit signaling is enabled (Rob_Enb bit of this register set to 1) and if signalling data is inserted from TSCR (TxSIGSRC[1:0] = 01 in this register).
		NO TO	0%	Note: Register 0x0340 represents signaling data for Time Slot 0, and 0x0357 represents signaling data for Time Slot 23.
5	C (x)	RW	See Note	Transmit Signaling bit C This bit allows user to provide signaling Bit C (Octets 0-23) if Robbed-bit signaling is enabled (Rob_Enb bit of this register set to 1) and if signalling data is inserted from TSCR (TxSIGSRC[1:0] = 01 in this register). Note: Register 0x0340 represents signaling data for Time Slot 0, and 0x0357 represents signaling data for Time Slot 23.
4	D (x)	R/W	See Note	Transmit Signaling bit D This bit allows user to provide signaling Bit D (Octets 0-23) if Robbed-bit signaling is enabled (Rob_Enb bit of this register set to 1) and if signalling data is inserted from TSCR (TxSIGSRC[1:0] = 01 in this register). Note: Register 0x0340 represents signaling data for Time Slot 0, and 0x0357 represents signaling data for Time Slot 23.
3	Reserved	-	See Note	Reserved
2	Rob_Enb	R/W	See Note	Robbed-bit signaling enable This bit enables or disables Robbed-bit signaling transmission. If robbed-bit signaling is enabled, signaling data is conveyed in the 8th position of each signaling channel by replacing the original LSB of the voice channel with signaling data. 0 = Disables Robbed-bit signaling. 1 = Enables Robbed-bit signaling.





RFV 102

TABLE 68: TRANSMIT SIGNALING CONTROL REGISTER 0-23 (TSCR 0-23) HEX ADDRESS: 0x0340 to 0x0357

Віт	FUNCTION	Түре	DEFAULT		DESCRIPTION-OPERATION	
1	TxSIGSRC[1]	R/W	See Note	Channel signaling		
0	TxSIGSRC[0]	R/W	See Note	These bits determine the source for signaling information, see tabelow.		
				TxSIGSRC[1:0]	SIGNALING SOURCE SELECTED	
				00/11	Signaling data is inserted from input PCM data (TxSERn pin)	
				01	Signaling data is inserted from this register (TSCRs).	
	O'S	The xa sha	rodu	10	Signaling data is inserted from the Transmit Signaling input pin (TxSIG_n) if the Transmit Signaling Interface bit is enabled (i.e. TxFr1544 bit = 1 in the Transmit Interface Control Register (TICR) Register 0x0120),	

Note: The default value for register address 0x0340 = 0x01, 0x0341-0x034F = 0xD0, 0x0350 = 0xB3, 0x0351-0x035F = 0xD0

HEX ADDRESS: 0x0360 TO 0x0377



TABLE 69: RECEIVE CHANNEL CONTROL REGISTER 0-23 (RCCR 0-23)

Віт	FUNCTION	Түре	DEFAULT		DESCRIPTION-OPERATION				
7	LAPDcntl[1]	R/W	1	Receive LAPD Con					
6	LAPDcntl[0]	R/W	0		ich one of the three Receive LAPD controller w E time slot (Octets 0-23) for receiving LAPD me				
				LAPDCNTL[1:0]	RECEIVE LAPD CONTROLLER SELECTED				
				00	Receive LAPD Controller 1				
				01	Receive LAPD Controller 2				
	9	The	,O _A	10	The RxDE[1:0] bits in the Receive Signaling and Data Link Select Register (RSDLSR - Address - 0x010C) determine the data source for Receive D/E time slots.				
		S	00%	11	Receive LAPD Controller 3				
5-4	RxZERO[1:0]	R/W	on the one of the one	NOTE: All three LAPD Controller can use D/E timeslots for receiving LAP messages. However, only LAPD Controller 1 can use datalink reception. NOTE: Register 0x0360 represents D/E time slot 0, and 0x0377 represent D/E time slot 23.					
				RxZERO[1:0]	TYPE OF ZERO CODE SUPPRESSION SELECTED				
				00	No zero code suppression is used				
				01	AT&T bit 7 stuffing is used				
				10	GTE zero code suppression is used. If GTE zero code suppression is used, bit 8 is stuffed in non-signaling frame. Otherwise, bit 7 is stuffed in signaling frame if signaling bit is zero.				
				11	DDS zero code suppression is used. The value 0x98 replaces the input data				





HEX ADDRESS: 0x0360 TO 0x0377

REV. 1.0.2

TABLE 69: RECEIVE CHANNEL CONTROL REGISTER 0-23 (RCCR 0-23)

Віт	FUNCTION	Түре	DEFAULT		DESCRIPTION-OPERATION
3-0	RxCOND[3:0]	R/W	0000	These bits allow internally gene plane interface ent conditioning NOTE: Regist	nel Conditioning for Timeslot 0 to 23 w the user to substitute the input line data (Octets 0-23) with rated Conditioning Codes prior to transmission to the backon a per-channel basis. The table below presents the differg
				RxCond[1:0]	CONDITIONING CODES
			X .	0x0 / 0xE	Contents of timeslot octet are unchanged.
		0/3×	sheer.	0x1	All 8 bits of the selected timeslot octet are inverted (1's complement) OUTPUT = (TIME_SLOT_OCTET) XOR 0xFF
		· ·	SY CO.	0x2	Even bits of the selected timeslot octet are inverted OUTPUT = (TIME_SLOT_OCTET) XOR 0xAA
			and	0x3	Odd bits of the selected time slot octet are inverted OUTPUT = (TIME_SLOT_OCTET) XOR 0x55
			n	0x4	Contents of the selected timeslot octet will be substituted with the 8 -bit value in the Receive Programmable User Code Register (0x0380-0x0397),
				0x5	Contents of the timeslot octet will be substituted with the value 0x7F (BUSY Code)
				0x6	Contents of the timeslot octet will be substituted with the value 0xFF (VACANT Code)
				0x7	Contents of the timeslot octet will be substituted with the BUSY time slot code (111#_####), where ###### is the Timeslot number
				0x8	Contents of the timeslot octet will be substituted with the MOOF code (0x1A)
				0x9	Contents of the timeslot octet will be substituted with the A-Law Digital Milliwatt pattern
				0xA	Contents of the timeslot octet will be substituted with the $\mu\text{-Law}$ Digital Milliwatt pattern
				0xB	The MSB (bit 1) of input data is inverted
				0xC	All input data except MSB is inverted
				0xD	Contents of the timeslot octet will be substituted with the PRBS X ¹⁵ + X ¹⁴ + 1/QRTS pattern
					NOTE: PRBS X^{15} + X^{14} + 1 or QRTS pattern depends on PRBSType selected in the register 0x0123 - bit 7
				0xF	D/E time slot - The RxDE[2:0] bits in the Transmit Signaling and Data Link Select Register (0x010C) will determine the data source for Receive D/E time slots.

HEX ADDRESS: 0x0380 TO 0x0397



TABLE 70: RECEIVE USER CODE REGISTER 0-23 (RUCR 0-23)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7-0	RxUSER[7:0]	R/W		Receive Programmable User code. These eight bits allow users to program any code in this register to replace the received data when the Receive Channel Control Register (RCCR) is configured to replace timeslot octet with the receive programmable user code. (i.e. if RCCR is set to '0x4')

data sheet of or broducts) mentioned in this ed



TABLE 71: RECEIVE SIGNALING CONTROL REGISTER 0-23 (RSCR 0-23) HEX ADDRESS: 0x03A0 to 0x03B7

Віт	Function	Түре	DEFAULT	Description-Operation
6	SIGC_ENB	R/W	0	Signaling substitution enable This bit enables or disables signaling substitution on the receive side. Once signaling substitution is enabled, received signaling bits ABCD will be substituted with the ABCD values in the Receive Substitution Signaling Register (RSSR). Signaling substitution only occurs in the output PCM data (RxSERn). Receive Signaling Array Register (RSAR - Address 0x0500-0x051F) and the external Signaling bus (RxSIG_n) output pin will not be affected. 0 = Disables signaling substitution on the receive side. 1 = Enables signaling substitution on the receive side.
5	OH_ENB	R/W She	o oduci	Signaling OH interface output enable This bit enables or disables signaling information to output via the Receive Overhead pin (RxOH_n). The signaling information in the receive signaling array registers (RSAR - Address 0x0500-0x051F) is output to the receive overhead output pin (RxOH_n) if this bit is enabled. 0 = Disables signaling information to output via RxOH_n. 1 = Enables signaling information to output via RxOH_n.
4	DEB_ENB	R/W	100	Per-channel debounce enable This bit enables or disables the signaling debounce feature. When this feature is enabled, the per-channel signaling state must be in the same state for 2 superframes before the Receive Framer updates signaling information on the Receive Signaling Array Register (RSAR) and the Signaling Pin (RxSIGn). If the signaling bits for two consecutive superframes are not the same, the current state of RSAR and RxSIG will not change. When this feature is disabled, RSAR and RxSIG will be updated as soon as the receive signaling bits have changed. 0 = Disables the Signaling Debounce feature. 1 = Enables the Signaling Debounce feature.

HEX ADDRESS: 0x03A0 TO 0x03B7

TABLE 71: RECEIVE SIGNALING CONTROL REGISTER 0-23 (RSCR 0-23)

Віт	Function	Түре	DEFAULT		DESCRIPTION-OPERATION
3-2	RxSIGC[1:0]]	R/W	00		itioning [1:0] user to select the format of signaling substitution on asis, as presented in the table below.
				RxSIGC[1:0]	SIGNALING SUBSTITUTION SCHEMES
				00	Substitutes all signaling bits with one.
				01	Enables 16-code (A,B,C,D) signaling substitution. Users must write to bits 3-0 in the Receive Sig-
	%.	0			naling Substitution Register (RSSR) to provide the 16-code (A,B,C,D) signaling substitution values.
	, Co	heer to	YUCK C	10	Enables 4-code (A,B) signaling substitution. Users must write to bits 4-5 in the Receive Signaling Substitution Register (RSSR) to provide the 4-code (A,B) signaling substitution values.
	RySIGE[1:0]	od ma	re no	11	Enables 2-code (A) signaling substitution. Users must write to bit 6 in the Receive Signaling Substitution Register (RSSR) to provide the 2-code (A) signaling substitution values.
4.0	D 010E(4.0)	D/14/	700	200	5 4 4 5 4 6 5
1-0	RxSIGE[1:0]	R/W	00 6	These bits contr the table below. Receive Signalir Output pin (RxS	ing Extraction [1:0] of per-channel signaling extraction as presented in Signaling information can be extracted to the fig Array Register (RSAR), the Receive Signaling IG_n) if the Receive SIgnaling Interface is enable, overhead Interface output (RxOH_n) if OH_ENB bit is of this register).
				RxSIGE[1:0]	SIGNALING EXTRACTION SCHEMES
				00	No signaling information is extracted.
				01	Enables 16-code (A,B,C,D) signaling extraction. All signaling bits A,B,C,D will be extracted.
				10	Enables 4-code (A,B) signaling extraction Only signaling bits A,B will be extracted.
				11	Enables 2-code (A) signaling extraction Only signaling bit A will be extracted.



TABLE 72: RECEIVE SUBSTITUTION SIGNALING REGISTER 0-23 (RSSR 0-23) HEX ADDRESS: 0x03C0 to 0x03D7

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7-4	Reserved	-	-	Reserved
3	SIG16-A, 4-A, 2-A	R/W	0	16-code/4-code/2-code Signaling Bit A This bit provides the value of signaling bit A to substitute the receive signaling bit A when 16-code or 4-code or 2-code signaling substitution is enabled.
2	SIG16-B, 4-B, 2-A	R/W	0	16-code/4-code Signaling Bit B This bit provides the value of signaling bit B to substitute the receive signaling bit B when 16-code or 4-code signaling substitution is enabled.
1	SIG16-C, 4-A, 2-A	R/W	0	16-code Signaling Bit C This bit provides the value of signaling bit C to substitute the receive signaling bit C when 16-code signaling substitution is enabled.
0	SIG16-D, 4-B, 2-A	R/W	Of C	16-code Signaling Bit D This bit provides the value of signaling bit D to substitute the receive signaling bit D when 16-code signaling substitution is enabled.
			nay no	16-code Signaling Bit D This bit provides the value of signaling bit D to substitute the receive signaling bit D when 16-code signaling substitution is enabled.

HEX ADDRESS: 0x0500 TO 0x0517



TABLE 73: RECEIVE SIGNALING ARRAY REGISTER 0 TO 23 (RSAR 0-23)

Віт	Function	Түре	DEFAULT	Description-Operation
7-4	Reserved	-	-	Reserved
3	А	RO	0	These READ ONLY registers reflect the most recently received sig-
2	В	RO	0	naling value (A,B,C,D) associated with timeslot 0 to 31. If signaling debounce feature is enabled, the received signaling state must be
1	С	RO	0	the same for 2 superframes before this register is updated. If the signaling bits for two consecutive superframes are not the same, the
0	D	RO	0	current value of this register will not be changed. When Bit 7 within register 0x0107 is set to '1', signaling bits in this register are updated on superframe boundary
	90	0		If the signaling debounce feature is disabled or if Bit 7 within register 0x0107 is set to '0', this register is updated as soon as the received signaling bits have changed.
	9,0	Pro	~	Note: The content of this register only has meaning when robbed- bit signaling is enabled.
		no no	renole horb	When Bit 7 within register 0x0107 is set to '1', signaling bits in this register are updated on superframe boundary If the signaling debounce feature is disabled or if Bit 7 within register 0x0107 is set to '0', this register is updated as soon as the received signaling bits have changed. **Note: The content of this register only has meaning when robbed-bit signaling is enabled.**



TABLE 74: LAPD BUFFER 0 CONTROL REGISTER (LAPDBCR0)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
B IT 7-0	FUNCTION LAPD Buffer 0	TYPE R/W	DEFAULT 0	LAPD Buffer 0 (96-Bytes) Auto Incrementing This register is used to transmit and receive LAPD messages within buffer 0 of the HDLC controller. Any one of the three HDLC controller can be chosen in the LAPD Select Register (0x011B). Users should determine the next available buffer by reading the BUFAVAL bit (bit 7 of the Transmit Data Link Byte Count Register 1 (address 0x0114), Register 2 (0x0144) and Register 3 (0x0154) depending on which HDLC controller is selected. If buffer 0 is available, writing to buffer 0 will insert the message into the outgoing LAPD frame after the LAPD message is sent and the data from the transmit buffer cannot be retrieved. After detecting the Receive end of transfer interrupt (RxEOT), users should read the RBUFPTR bit (bit 7 of the Receive Data Link Byte Count Register 1 (address 0x0115), Register 2 (0x0145), or Register 3 (0x0155) depending on which HDLC controller is selected) to determine which buffer contains the received LAPD message ready to be read. If RBUFPTR bit indicates that buffer 0 is available to be read, reading buffer 0 (Register 0x0600) continuously will retrieve the entire received LAPD message.
		and	nay n	

TABLE 75: LAPD BUFFER 1 CONTROL REGISTER (LAPDBCR1) HEX ADDRESS: 0x0700

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-0	LAPD Buffer 1	R/W	0	LAPD Buffer 1 (96-Bytes) Auto Incrementing This register is used to transmit and receive LAPD messages within buffer 1 of the HDLC controller. Any one of the three HDLC controller can be is chosen in the LAPD Select Register (0x011B). Users should determine the next available buffer by reading the BUFAVAL bit (bit 7 of the Transmit Data Link Byte Count Register 1 (address 0x0114), Register 2 (0x0144) and Register 3 (0x0154) depending on which HDLC controller is selected. If buffer 1 is available, writing to buffer 1 will insert the message into the outgoing LAPD frame after the LAPD message is sent and the data from the transmit buffer 1 cannot be retrieved. After detecting the Receive end of transfer interrupt (RxEOT), users should read the RBUFPTR bit (bit 7 of the Receive Data Link Byte Count Register 1 (address 0x0115), Register 2 (0x0145), or Register 3 (0x0155) depending on which HDLC controller is selected) to determine which buffer contains the received LAPD message ready to be read. If RBUFPTR bit indicates that buffer 1 is available to be read, reading buffer 1 (Register 0x0700) continuously will retrieve the entire received LAPD message. Note: When writing to or reading from Buffer 0, the register is automatically incremented such that the entire 96 Byte LAPD message can be written into or read from buffer 0 (Register 0x0600) continuously.

HEX ADDRESS: 0x0901



TABLE 76: PMON RECEIVE LINE CODE VIOLATION COUNTER MSB (RLCVCU)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	RLCVC[15]	RUR	0	Performance Monitor "Receive Line Code Violation" 16-bit Counter - Upper Byte:
6	RLCVC[14]	RUR	0	These RESET-upon-READ bits, along with that within the PMON
5	RLCVC[13]	RUR	0	Receive Line Code Violation Counter Register LSB combine to reflect the cumulative number of instances that Line Code Violation
4	RLCVC[12]	RUR	0	has been detected by the Receive T1 Framer block since the last read of this register.
3	RLCVC[11]	RUR	0	This register contains the Most Significant byte of this 16-bit of the
2	RLCVC[10]	RUR	0	Line Code Violation counter.
1	RLCVC[9]	RUR	0	NOTE: For all 16-bit wide PMON registers, user must read the l counter first before reading the LSB counter in order to
0	RLCVC[8]	RUR	0	the accurate PMON counts. To clear PMON count, user must read the MSB counter first before reading the LSB counter in order to clear the PMON count.

TABLE 77: PMON RECEIVE LINE CODE VIOLATION COUNTER LSB (RLCVCL)

Віт	FUNCTION	TYPE	DEFAULT	Description-Operation
7	RLCVC[7]	RUR	0	Performance Monitor "Receive Line Code Violation" 16-bit
6	RLCVC[6]	RUR	L 0 /	Counter - Lower Byte: These RESET-upon-READ bits, along with that within the PMON
5	RLCVC[5]	RUR	0,	Receive Line Code Violation Counter Register MSB combine to reflect the cumulative number of instances that Line Code Violation
4	RLCVC[4]	RUR	0 0	has been detected by the Receive T1 Framer block since the last
3	RLCVC[3]	RUR	0	read of this register. This register contains the Least Significant byte of this 16-bit of the
2	RLCVC[2]	RUR	0	Line Code Violation counter.
1	RLCVC[1]	RUR	0	NOTE: For all 16-bit wide PMON registers, user must read the MSB counter first before reading the LSB counter in order to read
0	RLCVC[0]	RUR	0	the accurate PMON counts. To clear PMON count, user must read the MSB counter first before reading the LSB counter in order to clear the PMON count.



TABLE 78: PMON RECEIVE FRAMING ALIGNMENT BIT ERROR COUNTER MSB (RFAECU) HEX ADDRESS: 0x0902

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	RFAEC[15]	RUR	0	Performance Monitor "Receive Framing Alignment Error 16-Bit
6	RFAEC[14]	RUR	0	counter" - Upper Byte: These RESET-upon-READ bits, along with that within the "PMON
5	RFAEC[13]	RUR	0	Receive Framing Alignment Error Counter Register LSB" combine to reflect the cumulative number of instances that the Receive
4	RFAEC[12]	RUR	0	Framing Alignment errors has been detected by the Receive T1 Framer block since the last read of this register.
3	RFAEC[11]	RUR	0	This register contains the Most Significant byte of this 16-bit of the Receive Framing Alignment Error counter. NOTE: For all 16-bit wide PMON registers, user must read the Note counter first before reading the LSB counter in order to the accurate PMON counts. To clear PMON count, user must read the MSB counter first before reading the LSB.
2	RFAEC[10]	RUR	0	
1	RFAEC[9]	RUR	0	
0	RFAEC[8]	RUR	0	
			6	counter in order to clear the PMON count.

TABLE 79: PMON RECEIVE FRAMING ALIGNMENT BIT ERROR COUNTER LSB (RFAECL) HEX ADDRESS: 0x0903

Віт	Function	TYPE	DEFAULT	DESCRIPTION-OPERATION
7	RFAEC[7]	RUR	0 0	Performance Monitor "Receive Framing Alignment Error 16-Bit Counter" - Lower Byte:
6	RFAEC[6]	RUR	0	These RESET-upon-READ bits, along with that within the "PMON
5	RFAEC[5]	RUR	0 0	Receive Framing Alignment Error Counter Register MSB" combine to reflect the cumulative number of instances that the Receive
4	RFAEC[4]	RUR	0	Framing Alignment errors has been detected by the Receive T1 Framer block since the last read of this register.
3	RFAEC[3]	RUR	0	This register contains the Least Significant byte of this 16-bit of the
2	RFAEC[2]	RUR	0	Receive Framing Alignment Error counter.
1	RFAEC[1]	RUR	0	NOTE: For all 16-bit wide PMON registers, user must read the MSB counter first before reading the LSB counter in order to read
0	RFAEC[0]	RUR	0	the accurate PMON counts. To clear PMON count, user must read the MSB counter first before reading the LSB counter in order to clear the PMON count.



TABLE 80: PMON RECEIVE SEVERELY ERRORED FRAME COUNTER (RSEFC)

Віт	Function	Түре	DEFAULT	Description-Operation
7	RSEFC[7]	RUR	0	Performance Monitor - Receive Severely Errored frame Counter (8-bit Counter)
6	RSEFC[6]	RUR	0	These Reset-Upon-Read bit fields reflect the cumulative number of
5	RSEFC[5]	RUR	0	instances that Receive Severely Errored Frames have been detected by the T1 Framer since the last read of this register.
4	RSEFC[4]	RUR	0	in T1 mode, Severely Errored Frame is defined as having framing bit
3	RSEFC[3]	RUR	0	errors in contiguous windows. In T1 SF mode, SEF is defined if Ft bits have been received consecutively in errors for 0.75ms or 6 SF
2	RSEFC[2]	RUR	0	frames. In T1 ESF mode, SEF is defined if FPS bit have been received consecutively in errors for 3 ms or 24 ESF frames.
1	RSEFC[1]	RUR	0	
0	RSEFC[0]	RUR	0	
		lo mo	re no l	received consecutively in errors for 3 ms or 24 ESF frames.

REV. 1.0.2

TABLE 81: PMON RECEIVE CRC-6 BIT ERROR COUNTER - MSB (RSBBECU)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	RSBBEC[15]	RUR	0	Performance Monitor "Receive Synchronization Bit Error 16-Bit Counter" - Upper Byte:
6	RSBBEC[14]	RUR	0	These RESET-upon-READ bits, along with that within the "PMON
5	RSBBEC[13]	RUR	0	Receive Synchronization Bit Error Counter Register LSB" combine to reflect the cumulative number of instances that the Receive Syn-
4	RSBBEC[12]	RUR	0	chronization Bit errors has been detected by the Receive T1 Framer block since the last read of this register.
3	RSBBEC[11]	RUR	0	This register contains the Most Significant byte of this 16-bit of the
2	RSBBEC[10]	RUR	0	Receive Synchronization Bit Error counter. Note: For all 16-bit wide PMON registers, user must read the MSB
1	RSBBEC[9]	RUR	0	counter first before reading the LSB counter in order to rethe accurate PMON counts. To clear PMON count, umust read the MSB counter first before reading the L
0	RSBBEC[8]	RUR	0	
		S	001	counter in order to clear the PMON count.

TABLE 82: PMON RECEIVE CRC-6 BIT ERROR COUNTER - LSB (RSBBECL) HEX ADDRESS: 0x0906

Віт	Function	TYPE	DEFAULT	DESCRIPTION-OPERATION
7	RSBBEC[7]	RUR	00	Performance Monitor "Receive Synchronization Bit Error 16-Bit
6	RSBBEC[6]	RUR		These RESET-upon-READ bits, along with that within the "PMON
5	RSBBEC[5]	RUR	0	Receive Synchronization Bit Error Counter Register MSB" combine to reflect the cumulative number of instances that the Receive Syn-
4	RSBBEC[4]	RUR	0	chronization Bit errors has been detected by the Receive T1 Framer block since the last read of this register.
3	RSBBEC[3]	RUR	0	This register contains the Least Significant byte of this 16-bit of the
2	RSBBEC[2]	RUR	0	Receive Synchronization Bit Error counter. Note: For all 16-bit wide PMON registers, user must read the MSB
1	RSBBEC[1]	RUR	0	counter first before reading the LSB counter in order to read
0	RSBBEC[0]	RUR	0	the accurate PMON counts. To clear PMON count, user must read the MSB counter first before reading the LSB counter in order to clear the PMON count.

HEX ADDRESS: 0x090A

HEX ADDRESS: 0x090B



TABLE 83: PMON RECEIVE SLIP COUNTER (RSC)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	RSC[7]	RUR	0	Performance Monitor - Receive Slip Counter (8-bit Counter)
6	RSC[6]	RUR	0	These Reset-Upon-Read bit fields reflect the cumulative number of instances that Receive Slip events have been detected by the T1
5	RSC[5]	RUR	0	Framer since the last read of this register.
4	RSC[4]	RUR	0	NOTE: A slip event is defined as a replication or deletion of a T1 frame by the receive slip buffer.
3	RSC[3]	RUR	0	
2	RSC[2]	RUR	0	
1	RSC[1]	RUR	0	
0	RSC[0]	RUR	0	

TABLE 84: PMON RECEIVE LOSS OF FRAME COUNTER (RLFC)

Віт	Function	TYPE	DEFAULT	Description-Operation
7	RLFC[7]	RUR	00	Performance Monitor - Receive Loss of Frame Counter (8-bit
6	RLFC[6]	RUR	0	These Reset-Upon-Read bit fields reflect the cumulative number of
5	RLFC[5]	RUR	U	instances that Receive Loss of Frame condition have been detected by the T1 Framer since the last read of this register.
4	RLFC[4]	RUR		Note: This counter counts once every time the Loss of Frame
3	RLFC[3]	RUR	0 %	condition is declared. This counter provides the capability to measure an accumulation of short failure events.
2	RLFC[2]	RUR	0	ora cin chr.
1	RLFC[1]	RUR	0	Yer On You
0	RLFC[0]	RUR	0	d an ed

TABLE 85: PMON RECEIVE CHANGE OF FRAME ALIGNMENT COUNTER (RCFAC)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	RCFAC[7]	RUR	0	Performance Monitor - Receive Change of Frame Alignment
6	RCFAC[6]	RUR	0	Counter (8-bit Counter) These Reset-Upon-Read bit fields reflect the cumulative number of
5	RCFAC[5]	RUR	0	instances that Receive Change of Framing Alignment have been detected by the T1 Framer since the last read of this register.
4	RCFAC[4]	RUR	0	NOTE: Change of Framing Alignment (COFA) is declared when the
3	RCFAC[3]	RUR	0	newly-locked framing pattern is different from the one offered by off-line framer.
2	RCFAC[2]	RUR	0	
1	RCFAC[1]	RUR	0	
0	RCFAC[0]	RUR	0	

HEX ADDRESS: 0x090D

HEX ADDRESS: 0x090E

REV. 1.0.2

TABLE 86: PMON LAPD1 FRAME CHECK SEQUENCE ERROR COUNTER 1 (LFCSEC1) HEX ADDRESS: 0x090C

Віт	Function	TYPE	DEFAULT	DESCRIPTION-OPERATION
7	FCSEC1[7]	RUR	0	Performance Monitor - LAPD 1 Frame Check Sequence Error Counter (8-bit Counter)
6	FCSEC1[6]	RUR	0	These Reset-Upon-Read bit fields reflect the cumulative number of
5	FCSEC1[5]	RUR	0	instances that Frame Check Sequence Error have been detected by the LAPD Controller 1 since the last read of this register.
4	FCSEC1[4]	RUR	0	
3	FCSEC1[3]	RUR	0	
2	FCSEC1[2]	RUR	0	
1	FCSEC1[1]	RUR	0	
0	FCSEC1[0]	RUR	0	

TABLE 87: PRBS BIT ERROR COUNTER MSB (PBECU)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	PRBSE[15]	RUR	000	Performance Monitor - T1 PRBS Bit Error 16-Bit Counter -
6	PRBSE[14]	RUR	0 0	Upper Byte: These RESET-upon-READ bits, along with that within the "PMON
5	PRBSE[13]	RUR	0	T1 PRBS Bit Error Counter Register LSB" combine to reflect the cumulative number of instances that the ReceiveT1 PRBS Bit errors
4	PRBSE[12]	RUR	0 0	has been detected by the Receive T1 Framer block since the las read of this register. This register contains the Most Significant byte of this 16-bit of the second secon
3	PRBSE[11]	RUR	0	
2	PRBSE[10]	RUR	0	Receive T1 PRBS Bit Error counter. Note: For all 16-bit wide PMON registers, user must read the MSB
1	PRBSE[9]	RUR	0	counter first before reading the LSB counter in order to read
0	PRBSE[8]	RUR	0	the accurate PMON counts. To clear PMON count, user must read the MSB counter first before reading the LSB counter in order to clear the PMON count.

TABLE 88: PRBS BIT ERROR COUNTER LSB (PBECL)

Віт	Function	TYPE	DEFAULT	DESCRIPTION-OPERATION
7	PRBSE[7]	RUR	0	Performance Monitor - T1 PRBS Bit Error 16-Bit Counter -
6	PRBSE[6]	RUR	0	Lower Byte: These RESET-upon-READ bits, along with that within the "PMON
5	PRBSE[5]	RUR	0	T1 PRBS Bit Error Counter Register MSB" combine to reflect the cumulative number of instances that the ReceiveT1 PRBS Bit errors
4	PRBSE[4]	RUR	0	has been detected by the Receive T1 Framer block since the last
3	PRBSE[3]	RUR	0	read of this register. This register contains the Least Significant byte of this 16-bit of the Receive T1 PRBS Bit Error counter. Note: For all 16-bit wide PMON registers, user must read the Note counter first before reading the LSB counter in order to re-
2	PRBSE[2]	RUR	0	
1	PRBSE[1]	RUR	0	
0	PRBSE[0]	RUR	0	the accurate PMON counts. To clear PMON count, user must read the MSB counter first before reading the LSB counter in order to clear the PMON count.

HEX ADDRESS: 0x090F

HEX ADDRESS: 0x0910

HEX ADDRESS: 0x0911



TABLE 89: TRANSMIT SLIP COUNTER (TSC)

Віт	Function	TYPE	DEFAULT	DESCRIPTION-OPERATION
7	TxSLIP[7]	RUR	0	Performance Monitor - Transmit Slip Counter (8-bit Counter)
6	TxSLIP[6]	RUR	0	These Reset-Upon-Read bit fields reflect the cumulative number of instances that Transmit Slip events have been detected by the T1
5	TxSLIP[5]	RUR	0	Framer since the last read of this register.
4	TxSLIP[4]	RUR	0	NOTE: A slip event is defined as a replication or deletion of a T1 frame by the transmit slip buffer.
3	TxSLIP[3]	RUR	0	
2	TxSLIP[2]	RUR	0	
1	TxSLIP[1]	RUR	0	
0	TxSLIP[0]	RUR	0	

TABLE 90: EXCESSIVE ZERO VIOLATION COUNTER MSB (EZVCU)

Віт	Function	TYPE	DEFAULT	Description-Operation
7	EZVC[15]	RUR	0 0	Performance Monitor - T1 Excessive Zero Violation 16-Bit
6	EZVC[14]	RUR	0	These RESET-upon-READ bits, along with that within the "PMON
5	EZVC[13]	RUR	0	T1 Excessive Zero Violation Counter Register LSB" combine to reflect the cumulative number of instances that the ReceiveT1
4	EZVC[12]	RUR	0	Excessive Zero Violation has been detected by the Receive T1
3	EZVC[11]	RUR	0	Framer block since the last read of this register. This register contains the Most Significant byte of this 16-bit of the
2	EZVC[10]	RUR	0	Receive T1 Excessive Zero Violation counter. Note: For all 16-bit wide PMON registers, user must read the MSB
1	EZVC[9]	RUR	0	counter first before reading the LSB counter in order to read
0	EZVC[8]	RUR	0	the accurate PMON counts. To clear PMON count, user must read the MSB counter first before reading the LSB counter in order to clear the PMON count.

TABLE 91: EXCESSIVE ZERO VIOLATION COUNTER LSB (EZVCL)

_				
Віт	Function	TYPE	DEFAULT	DESCRIPTION-OPERATION
7	EZVC[7]	RUR	0	Performance Monitor - T1 Excessive Zero Violation 16-Bit Counter - Lower Byte:
6	EZVC[6]	RUR	0	These RESET-upon-READ bits, along with that within the "PMON
5	EZVC[5]	RUR	0 T1 Excessive Zero Violation Counter Register MSB" combine reflect the cumulative number of instances that the ReceiveT	T1 Excessive Zero Violation Counter Register MSB" combine to reflect the cumulative number of instances that the ReceiveT1
4	EZVC[4]	RUR	0	Excessive Zero Violation has been detected by the Receive T1 Framer block since the last read of this register.
3	EZVC[3]	RUR	0	This register contains the Least Significant byte of this 16-bit of t
2	EZVC[2]	RUR	0	Receive T1 Excessive Zero Violation counter.
1	EZVC[1]	RUR	0	NOTE: For all 16-bit wide PMON registers, user must read the counter first before reading the LSB counter in order to
0	EZVC[0]	RUR	0	the accurate PMON counts. To clear PMON count, user must read the MSB counter first before reading the LSB counter in order to clear the PMON count.



TABLE 92: PMON LAPD2 FRAME CHECK SEQUENCE ERROR COUNTER 2 (LFCSEC2) HEX ADDRESS: 0x091C

Віт	Function	TYPE	DEFAULT	DESCRIPTION-OPERATION
7	FCSEC2[7]	RUR	0	Performance Monitor - LAPD 2 Frame Check Sequence Error Counter (8-bit Counter)
6	FCSEC2[6]	RUR	0	These Reset-Upon-Read bit fields reflect the cumulative number of
5	FCSEC2[5]	RUR	0	instances that Frame Check Sequence Error have been detected by the LAPD Controller 2 since the last read of this register.
4	FCSEC2[4]	RUR	0	
3	FCSEC2[3]	RUR	0	
2	FCSEC2[2]	RUR	0	
1	FCSEC2[1]	RUR	0	
0	FCSEC2[0]	RUR	0	

TABLE 93: PMON LAPD2 FRAME CHECK SEQUENCE ERROR COUNTER 3 (LFCSEC3) HEX ADDRESS: 0x092C

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	FCSEC3[7]	RUR	0,0	Performance Monitor - LAPD 3 Frame Check Sequence Error Counter (8-bit Counter)
6	FCSEC3[6]	RUR	0 0	These Reset-Upon-Read bit fields reflect the cumulative number of
5	FCSEC3[5]	RUR	instances that Frame Check Sequence Error have been detected by the LAPD Controller 3 since the last read of this register.	
4	FCSEC3[4]	RUR	0 0	
3	FCSEC3[3]	RUR	0	of the man
2	FCSEC3[2]	RUR	0	ord clip chr.
1	FCSEC3[1]	RUR	0	Ter On Ton
0	FCSEC3[0]	RUR	0	d an ed.
				OBS) Pacifired



TABLE 94: BLOCK INTERRUPT STATUS REGISTER (BISR)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	Reserved			For E1 mode only
6	LBCODE	RO	0	Loopback Code Block Interrupt Status This bit indicates whether or not the Loopback Code block has an interrupt request awaiting service. 0 - Indicates no outstanding Loopback Code Block interrupt request is awaiting service 1 - Indicates the Loopback Code block has an interrupt request awaiting service. Interrupt Service routine should branch to the interrupt source and read the Loopback Code Interrupt Status register (address 0x0B0A) to clear the interrupt Note: This bit will be reset to 0 after the microprocessor has performed a read to the Loopback Code Interrupt Status Register.
5	RXCIKLOS	nd ma	re no l	Loss of Recovered Clock Interrupt Status This bit indicates whether or not the T1 receive framer is currently declaring the "Loss of Recovered Clock" interrupt. 0 = Indicates that the T1 Receive Framer Block is NOT currently declaring the "Loss of Recovered Clock" interrupt. 1 = Indicates that the T1 Receive Framer Block is currently declaring the "Loss of Recovered Clock" interrupt. Note: This bit is only active if the clock loss detection feature is enabled (Register - 0x0100)
4	ONESEC	RO	0	One Second Interrupt Status This bit indicates whether or not the T1 receive framer block is currently declaring the "One Second" interrupt. 0 = Indicates that the T1 Receive Framer Block is NOT currently declaring the "One Second" interrupt. 1 = Indicates that the T1 Receive Framer Block is currently declaring the "One Second" interrupt.
3	HDLC	RO	0	HDLC Block Interrupt Status This bit indicates whether or not the HDLO block has any interrupt request awaiting service. 0 = Indicates no outstanding HDLC block interrupt request is awaiting service 1 = Indicates HDLC Block has an interrupt request awaiting service. Interrupt Service routine should branch to the interrupt source and read the corresponding Data LInk Status Registers (address 0x0B06, 0x0B16, 0x0B26, 0x0B10, 0x0B18, 0x0B28) to clear the interrupt. Note: This bit will be reset to 0 after the microprocessor has performed a read to the corresponding Data Link Status Registers that generated the interrupt.





TABLE 94: BLOCK INTERRUPT STATUS REGISTER (BISR)

HEX ADDRESS: 0x0B00

Віт	Function	Түре	DEFAULT	Description-Operation
2	SLIP	RO	0	Slip Buffer Block Interrupt Status This bit indicates whether or not the Slip Buffer block has any outstanding interrupt request awaiting service. 0 = Indicates no outstanding Slip Buffer Block interrupt request is awaiting service 1 = Indicates Slip Buffer block has an interrupt request awaiting service. Interrupt Service routine should branch to the interrupt source and read the Slip Buffer Interrupt Status register (address 0x0B08) to clear the interrupt Note: This bit will be reset to 0 after the microprocessor has performed a read to the Slip Buffer Interrupt Status
1	ALARM	ROLASHO	nay no	Alarm & Error Block Interrupt Status This bit indicates whether or not the Alarm & Error Block has any outstanding interrupt request awaiting service. 0 = Indicates no outstanding interrupt request is awaiting service 1 = Indicates the Alarm & Error Block has an interrupt request awaiting service. Interrupt service routine should branch to the interrupt source and read the corresponding alarm and error status registers (address 0x0B02, 0x0B0E, 0x0B40) to clear the interrupt. Note: This bit will be reset to 0 after the microprocessor has performed a read to the corresponding Alarm & Error Interrupt Status register that generated the interrupt.
0	T1 FRAME	RO	0	T1 Framer Block Interrupt Status This bit indicates whether or not the T1 Framer block has any outstanding interrupt request awaiting service. 0 = Indicates no outstanding interrupt request is awaiting service. 1 = Indicates the T1 Framer Block has an interrupt request awaiting service. Interrupt service routine should branch to the interrupt source and read the T1 Framer status register (address 0x0B04) to clear the interrupt Note: This bit will be reset to 0 after the microprocessor has performed a read to the T1 Framer Interrupt Status register.



TABLE 95: BLOCK INTERRUPT ENABLE REGISTER (BIER)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	Reserved			For E1 mode only
6	RXCLKLOSS	R/W	0	Loopback Code Block interrupt enable This bit permits the user to either enable or disable the Loopback Code Interrupt Block for interrupt generation. Writing a "0" to this register bit will disable the Loopback Code Block for interrupt generation, all Loopback Code interrupts will be disabled for interrupt generation. If the user writes a "1" to this register bit, the Loopback Code Interrupts at the "Block Level" will be enabled. However, the individual Loopback Code interrupts at the "Source Level" still need to be enabled to in order to generate that particular interrupt to the interrupt pin. 0 - Disables all Loopback Code Interrupt Block interrupt within the device. 1 - Enables the Loopback Code interrupt at the "Block-Level".
5	RXCLKLOSS	R/W	renole	Loss of Recovered Clock Interrupt Enable This bit permits the user to either enable or disable the Loss of Recovered Clock Interrupt for interrupt generation. 0 - Disables the Loss of Recovered Clock Interrupt within the device. 1 - Enables the Loss of Recovered Clock interrupt at the "Source-Level".
4	ONESEC_ENB	R/W	0.6	One Second Interrupt Enable This bit permits the user to either enable or disable the One Second Interrupt for interrupt generation. 0 - Disables the One Second Interrupt within the device. 1 - Enables the One Second interrupt at the "Source-Level".
3	HDLC_ENB	R/W	0	HDLC Block Interrupt Enable This bit permits the user to either enable or disable the HDLC Block for interrupt generation. Writing a "0" to this register bit will disable the HDLC Block for interrupt generation, all HDLC interrupts will be disabled for interrupt generation. If the user writes a "1" to this register bit, the HDLC Block interrupt at the "Block Level" will be enabled. However, the individual HDLC interrupts at the "Source Level" still need to be enabled in order to generate that particular interrupt to the interrupt pin. 0 - Disables all SA6 Block interrupt within the device. 1 - Enables the SA6 interrupt at the "Block-Level".





Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
2	SLIP_ENB	R/W	0	Slip Buffer Block Interrupt Enable This bit permits the user to either enable or disable the Slip Buffer Block for interrupt generation. Writing a "0" to this register bit will disable the Slip Buffer Block for interrupt generation, then all Slip Buffer interrupts will be disabled for interrupt generation. If the user writes a "1" to this register bit, the Slip Buffer Block interrupt at the "Block Level" will be enabled. However, the individual Slip Buffer interrupts at the "Source Level" still need to be enabled in order to generate that particular interrupt to the interrupt pin. 0 - Disables all Slip Buffer Block interrupt within the device. 1 - Enables the Slip Buffer interrupt at the "Block-Level".
1	ALARM_ENB	RW	TO CHUCK	Alarm & Error Block Interrupt Enable This bit permits the user to either enable or disable the Alarm & Error Block for interrupt generation. Writing a "0" to this register bit will disable the Alarm & Error Block for interrupt generation, then all Alarm & Error interrupts will be disabled for interrupt generation. If the user writes a "1" to this register bit, the Alarm & Error Block interrupt at the "Block Level" will be enabled. However, the individual Alarm & Error interrupts at the "Source Level" still need to be enabled in order to generate that particular interrupt to the interrupt pin. 0 - Disables all Alarm & Error Block interrupt within the device. 1- Enables the Alarm & Error interrupt at the "Block-Level".
0	T1FRAME_ENB	R/W	0	T1 Framer Block Enable This bit permits the user to either enable or disable the T1 Framer Block for interrupt generation. Writing a "0" to this register bit will disable the T1 Framer Block for interrupt generation, then all T1 Framer interrupts will be disabled for interrupt generation. If the user writes a "1" to this register bit, the T1 Framer Block interrupt at the "Block Level" will be enabled. However, the individual T1 Framer interrupts at the "Source Level" still need to be enabled in order to generate that particular interrupt to the interrupt pin. 0 - Disables all T1 Framer Block interrupt within the device. 1 - Enables the T1 Framer interrupt at the "Block-Level".



TABLE 96: ALARM & ERROR INTERRUPT STATUS REGISTER (AEISR)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	Rx OOF State	RO	0	Receive Out of Frame Defect State This READ-ONLY bit indicates whether or not the Receive T1 Framer block is currently declaring the "Out of Frame" defect condition within the incoming T1 data-stream, as described below. Out of Frame defect condition is declared when "TOLR" out of "RANG" errors in the framing bit pattern is detected. (Register 0x010B) 0 – The Receive T1 Framer block is NOT currently declaring the "Out of Frame" defect condition. 1 – The Receive T1 Framer block is currently declaring the "Out of Frame" defect condition.
6	RxAIS State	RO	he prospect	Receive Alarm Indication Status Defect State This READ-ONLY bit indicates whether or not the Receive T1 Framer block is currently declaring the AIS defect condition within the incoming T1 data-stream, as described below. AIS defect is declared when AIS condition persists for 42 milliseconds. AIS defect is cleared when AIS condition is absent for 42 milliseconds. 0 – The Receive T1 Framer block is NOT currently declaring the AIS defect condition. 1 – The Receive T1 Framer block is currently declaring the AIS defect condition.
5	RxYEL State	RO	0	Receive Yellow Alarm State This READ-ONLY bit indicates whether or not the Receive T1 Framer block is currently declaring the Yellow Alarm condition within the incoming T1 data-stream, as described below. Yellow alarm or Remote Alarm Indication (RAI) is declared when RAI condition persists for 900 milliseconds. Yellow alarm or RAI is cleared immediately when RAI condition is absent even if the T1 Framer is receiving T1 Idle or RAI-CI signatures in ESF mode. 0 – The Receive T1 Framer block is NOT currently declaring the Yellow Alarm condition. 1 – The Receive T1 Framer block is currently declaring the Yellow Alarm condition.
4	LOS_State	RO	0	Framer Receive Loss of Signal (LOS) State This READ-ONLY bit indicates whether or not the Receive T1 framer is currently declaring the Loss of Signal (LOS) condition within the incoming T1 data-stream, as described below LOS defect is declared when LOS condition persists for 175 consecutive bits. LOS defect is cleared when LOS condition is absent or when the received signal reaches a 12.5% ones density for 175 consecutive bits. 0 = The Receive T1 Framer block is NOT currently declaring the Loss of Signal (LOS) condition. 1 = The Receive T1 Framer block is currently declaring the Loss of Signal (LOS) condition.
3	LCV Int Status	RUR/ WC	0	Line Code Violation Interrupt Status. This Reset-Upon-Read bit field indicates whether or not the Receive T1 LIU block has detected a Line Code Violation interrupt since the last read of this register. 0 = Indicates no Line Code Violation have occurred since the last read of this register. 1 = Indicates one or more Line Code Violation interrupt has occurred since the last read of this register.





TABLE 96: ALARM & ERROR INTERRUPT STATUS REGISTER (AEISR)

HEX ADDRESS: 0x0B02

Віт	Function	Түре	DEFAULT	Description-Operation
2	Rx OOF State Change	RUR/ WC	O O O O O O O O O O O O O O O O O O O	 Change in Receive Out of Frame Defect Condition Interrupt Status. This Reset-Upon-Read bit field indicates whether or not the "Change in Receive Out of Frame Defect Condition" interrupt has occurred since the last read of this register. Out of Frame defect condition is declared when "TOLR" out of "RANG" errors in the framing bit pattern is detected. (Register 0x010B) If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions. Whenever the Receive T1 Framer block declares the Out of Frame defect condition. Whenever the Receive T1 Framer block clears the Out of Frame defect condition Indicates that the "Change in Receive Out of Frame defect condition" interrupt has not occurred since the last read of this register Indicates that the "Change in Receive Out of Frame defect condition" interrupt has occurred since the last read of this register
1	RxAIS State Change	RUR/ WC	0	Change in Receive AIS Condition Interrupt Status. This Reset-Upon-Read bit field indicates whether or not the "Change in Receive AIS Condition" interrupt has occurred since the last read of this register. If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions. 1. Whenever the Receive T1 Framer block declares the AIS condition. 2. Whenever the Receive T1 Framer block clears the AIS condition 0 = Indicates that the "Change in Receive AIS condition" interrupt has not occurred since the last read of this register 1 = Indicates that the "Change in Receive AIS condition" interrupt has occurred since the last read of this register
0	RxYEL State Change	RUR/ WC	0	Change in Receive Yellow Alarm Interrupt Status. This Reset-Upon-Read bit field indicates whether or not the "Change in Receive Yellow Alarm Condition" interrupt has occurred since the last read of this register. If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions. 1. Whenever the Receive T1 Framer block declares the Yellow Alarm condition. 2. Whenever the Receive T1 Framer block clears the Yellow Alarm condition 0 = Indicates that the "Change in Receive Yellow Alarm condition" interrupt has not occurred since the last read of this register 1 = Indicates that the "Change in Receive Yellow Alarm condition" interrupt has occurred since the last read of this register



SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

TABLE 97: ALARM & ERROR INTERRUPT ENABLE REGISTER (AEIER)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7-5	Reserved	-	-	Reserved (E1 mode only)
4	-	-	-	This bit should be set to'0' for proper operation.
3	LCV ENB	R/W	0	Line Code violation interrupt enable
				This bit permits the user to either enable or disable the "Line Code Violation" interrupt within the XRT86VL30 device. If the user enables this interrupt, then the Receive T1 Framer block will generate an interrupt when Line Code Violation is detected. 0 = Disables the interrupt generation when Line Code Violation is detected. 1 = Enables the interrupt generation when Line Code Violation is detected.
2	RxOOF ENB	R/W	0	Change in Out of Frame Defect Condition interrupt enable
	Q.		O _{rooy}	This bit permits the user to either enable or disable the "Change in Out of Frame Defect Condition" Interrupt, within the XRT86VL30 device. If the user enables this interrupt, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions.
			60% C	1. The instant that the Receive T1 Framer block declares the Out of Frame defect condition.
		an	y dro	 The instant that the Receive T1 Framer block clears the Out of Frame defect condition.
			3	0 – Disables the "Change in Out of Frame Defect Condition" Interrupt.
			18	1 – Enables the "Change in Out of Frame Defect Condition" Interrupt.
1	RxAIS ENB	R/W	0	Change in AIS Condition interrupt enable
				This bit permits the user to either enable or disable the "Change in AIS Condition" Interrupt, within the XRT86VL30 device. If the user enables this interrupt, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions.
				The instant that the Receive T1 Framer block declares the AIS condition.
				2. The instant that the Receive T1 Framer block clears the AIS condition.
				0 – Disables the "Change in AIS Condition" Interrupt. 1 – Enables the "Change in AIS Condition" Interrupt.
0	RxYEL ENB	R/W	0	Change in Yellow alarm Condition interrupt enable
				This bit permits the user to either enable or disable the "Change in Yellow Alarm Condition" Interrupt, within the XRT86VL30 device. If the user enables this interrupt, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions. 1. The instant that the Receive T1 Framer block declares the Yellow Alarm condition.
				The instant that the Receive T1 Framer block clears the Yellow Alarm condition.
				0 – Disables the "Change in Yellow Alarm Condition" Interrupt.
				1 – Enables the "Change in Yellow Alarm Condition" Interrupt.





TABLE 98: FRAMER INTERRUPT STATUS REGISTER (FISR)

HEX ADDRESS: 0x0B04

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7-6	-	-	-	Reserved (For E1 mode only)
5	SIG	RUR/ WC	0	Change in Signaling Bits Interrupt Status This Reset-Upon-Read bit field indicates whether or not the "Change in Signaling Bits" interrupt has occurred since the last read of this register. If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt whenever any one of the four signaling bits values (A,B,C,D) has changed in any one of the 24 channels within the incoming T1 frames. Users can read the signaling change registers (address 0x010D-0x010F) to determine which signalling channel has changed. 0 = Indicates that the "Change in Signaling Bits" interrupt has not occurred since the last read of this register. 1 = Indicates that the "Change in Signaling Bits" interrupt has occurred since the last read of this register.
4	COFA	RUR/ WC	heer al	Change of Frame Alignment (COFA) Interrupt Status This Reset-Upon-Read bit field indicates whether or not the "Change of Framing Alignment (COFA)" interrupt has occurred since the last read of this register. If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt whenever the Receive T1 Framer block detects a Change of Framing Alignment Signal (e.g., the Framing bits have appeared to move to a different location within the incoming T1 data stream) 0 = Indicates that the "Change of Framing Alignment (COFA)" interrupt has not occurred since the last read of this register. 1 = Indicates that the "Change of Framing Alignment (COFA)" interrupt has occurred since the last read of this register.
3	OOF_Status	RUR/ WC	0	 Change in Receive Out of Frame Defect Condition Interrupt Status. This Reset-Upon-Read bit field indicates whether or not the "Change in Receive Out of Frame Defect Condition" interrupt has occurred since the last read of this register. Out of Frame defect condition is declared when "TOLR" out of "RANG" errors in the framing bit pattern is detected. (Register 0x010B) If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions. 1. Whenever the Receive T1 Framer block declares the Out of Frame defect condition. 2. Whenever the Receive T1 Framer block clears the Out of Frame defect condition 0 = Indicates that the "Change in Receive Out of Frame defect condition" interrupt has not occurred since the last read of this register 1 = Indicates that the "Change in Receive Out of Frame defect condition" interrupt has occurred since the last read of this register



TABLE 98: FRAMER INTERRUPT STATUS REGISTER (FISR)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
2	FMD	RUR/ WC	0	Frame Mimic Detection Interrupt Status This Reset-Upon-Read bit field indicates whether or not the "Frame Mimic Detection" interrupt has occurred since the last read of this register. If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt whenever the Receive T1 Framer block detects the presence of Frame Mimic bits (i.e., the Payload bits have appeared to mimic the Framing Bit pattern within the incoming T1 data stream). 0 = Indicates that the "Frame Mimic Detection" interrupt has not occurred since the last read of this register. 1 = Indicates that the "Frame Mimic Detection" interrupt has occurred since the last read of this register.
1	SE O	RUR/ WC	o product	Synchronization Bit Error (CRC-6) Interrupt Status This Reset-Upon-Read bit field indicates whether or not the "CRC-6 Error" interrupt has occurred since the last read of this register. If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt whenever the Receive T1 Framer block detects a CRC-6 Error within the incoming T1 multiframe. 0 = Indicates that the "CRC-6 Error" interrupt has not occurred since the last read of this register. 1 = Indicates that the "CRC-6 Error" interrupt has occurred since the last read of this register.
0	FE	RUR/ WC	0 1	Framing Error Interrupt Status This Reset-Upon-Read bit field indicates whether or not a "Framing Error" interrupt has occurred since the last read of this register. If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt whenever the Receive T1 Framer block detects one or more Framing Alignment Bit Error within the incoming T1 data stream. 0 = Indicates that the "Framing Error" interrupt has not occurred since the last read of this register. 1 = Indicates that the "Framing Error" interrupt has occurred since the last read of this register. Note: This bit doesn't not necessarily indicate that synchronization has been lost.



REV. 1.0.2

TABLE 99: FRAMER INTERRUPT ENABLE REGISTER (FIER)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
5	SIG_ENB	R/W	0	Change in Signaling Bits Interrupt Enable This bit permits the user to either enable or disable the "Change in Signaling Bits" Interrupt, within the XRT86VL30 device. If the user enables this interrupt, then the Receive T1 Framer block will generate an interrupt when it detects a change in the any four signaling bits (A,B,C,D) in any one of the 24 signaling channels. Users can read the signaling change registers (address 0x010D-0x010F) to determine which signalling channel has changed state. 0 - Disables the Change in Signaling Bits Interrupt 1 - Enables the Change in Signaling Bits Interrupt Note: This bit has no meaning when Robbed-Bit Signaling is disabled.
4	COFA_ENB	R/W	oroduc Repare ma	Change of Framing Alignment (COFA) Interrupt Enable This bit permits the user to either enable or disable the "Change in FAS Framing Alignment (COFA)" Interrupt, within the XRT86VL30 device. If the user enables this interrupt, then the Receive T1 Framer block will generate an interrupt when it detects a Change of Framing Alignment Signal (e.g., the Framing bits have appeared to move to a different location within the incoming T1 data stream). 0 - Disables the "Change of Framing Alignment (COFA)" Interrupt. 1 - Enables the "Change of Framing Alignment (COFA)" Interrupt.
3	OOF_ENB	R/W	0	 Change in Out of Frame Defect Condition interrupt enable This bit permits the user to either enable or disable the "Change in Out of Frame Defect Condition" Interrupt, within the XRT86VL30 device. If the user enables this interrupt, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions. 1. The instant that the Receive T1 Framer block declares the Out of Frame defect condition. 2. The instant that the Receive T1 Framer block clears the Out of Frame defect condition. 0 – Disables the "Change in Out of Frame Defect Condition" Interrupt. 1 – Enables the "Change in Out of Frame Defect Condition" Interrupt.
2	FMD_ENB	R/W	0	Frame Mimic Detection Interrupt Enable This bit permits the user to either enable or disable the "Frame Mimic Detection" Interrupt, within the XRT86VL30 device. If the user enables this interrupt, then the Receive T1 Framer block will generate an interrupt when it detects the presence of Frame mimic bits (i.e., the payload bits have appeared to mimic the framing bit pattern within the incoming T1 data stream). 0 - Disables the "Frame Mimic Detection" Interrupt. 1 - Enables the "Frame Mimic Detection" Interrupt.



SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

TABLE 99: FRAMER INTERRUPT ENABLE REGISTER (FIER)

Віт	FUNCTION	Түре	DEFAULT	Description-Operation
1	SE_ENB	R/W	0	Synchronization Bit (CRC-6) Error Interrupt Enable This bit permits the user to either enable or disable the "CRC-6 Error Detection" Interrupt, within the XRT86VL30 device. If the user enables this interrupt, then the Receive T1 Framer block will generate an interrupt when it detects a CRC-6 error within the incoming T1 multiframe. 0 - Disables the "CRC-6 Error Detection" Interrupt. 1 - Enables the "CRC-6 Error Detection" Interrupt.
0	FE_ENB	R/W	O O O O O O O O O O O O O O O O O O O	Framing Bit Error Interrupt Enable This bit permits the user to either enable or disable the "Framing Alignment Bit Error Detection" Interrupt, within the XRT86VL30 device. If the user enables this interrupt, then the Receive T1 Framer block will generate an interrupt when it detects one or more Framing Alignment Bit error within the incoming T1 data stream. 0 - Disables the "Framing Alignment Bit Error Detection" Interrupt. 1 - Enables the "Framing Alignment Bit Error doesn't not necessarily indicate that synchronization has been lost.



REV. 1.0.2

TABLE 100: DATA LINK STATUS REGISTER 1 (DLSR1)

Віт	Function	Түре	DEFAULT	Description-Operation
7	MSG TYPE	RO	0	HDLC1 Message Type Identifier This READ ONLY bit indicates the type of data link message received by Receive HDLC 1 Controller. Two types of data link messages are supported within the XRT86VL30 device: Message Oriented Signaling (MOS) or Bit-Oriented Signalling (BOS). 0 = Indicates Bit-Oriented Signaling (BOS) type data link message is received 1 = Indicates Message Oriented Signaling (MOS) type data link message is received
6	TxSOT	RUR/ WC	o Poduci	Transmit HDLC1 Controller Start of Transmission (TxSOT) Interrupt Status This Reset-Upon-Read bit indicates whether or not the "Transmit HDLC1 Controller Start of Transmission (TxSOT) "Interrupt has occurred since the last read of this register. Transmit HDLC1 Controller will declare this interrupt when it has started to transmit a data link message. For sending large HDLC messages, start loading the next available buffer once this interrupt is detected. 1 = Transmit HDLC1 Controller Start of Transmission (TxSOT) interrupt has not occurred since the last read of this register 1 = Transmit HDLC1 Controller Start of Transmission interrupt (TxSOT) has occurred since the last read of this register.
5	RxSOT	RUR/ WC	070	Receive HDLC1 Controller Start of Reception (RxSOT) Interrupt Status This Reset-Upon-Read bit indicates whether or not the Receive HDLC1 Controller Start of Reception (RxSOT) interrupt has occurred since the last read of this register. Receive HDLC1 Controller will declare this interrupt when it has started to receive a data link message. 0 = Receive HDLC1 Controller Start of Reception (RxSOT) interrupt has not occurred since the last read of this register 1 = Receive HDLC1 Controller Start of Reception (RxSOT) interrupt has occurred since the last read of this register
4	TxEOT	RUR/ WC	0	Transmit HDLC1 Controller End of Transmission (TxEOT) Interrupt Status This Reset-Upon-Read bit indicates whether or not the Transmit HDLC1 Controller End of Transmission (TxEOT) Interrupt has occurred since the last read of this register. Transmit HDLC1 Controller will declare this interrupt when it has completed its transmission of a data link message. For sending large HDLC messages, it is critical to load the next available buffer before this interrupt occurs. 0 = Transmit HDLC1 Controller End of Transmission (TxEOT) interrupt has not occurred since the last read of this register 1 = Transmit HDLC1 Controller End of Transmission (TxEOT) interrupt has occurred since the last read of this register



SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

TABLE 100: DATA LINK STATUS REGISTER 1 (DLSR1)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
3	RXEOT	RUR/ WC	0	Receive HDLC1 Controller End of Reception (RxEOT) Interrupt Status This Reset-Upon-Read bit indicates whether or not the Receive HDLC1 Controller End of Reception (RxEOT) Interrupt has occurred since the last read of this register. Receive HDLC1 Controller will declare this interrupt once it has completely received a full data link message, or once the buffer is full. 0 = Receive HDLC1 Controller End of Reception (RxEOT) interrupt has not occurred since the last read of this register 1 = Receive HDLC1 Controller End of Reception (RxEOT) Interrupt has occurred since the last read of this register
2	FCS Error	RUR/ CWC	0	FCS Error Interrupt Status This Reset-Upon-Read bit indicates whether or not the FCS Error Interrupt has occurred since the last read of this register. Receive HDLC1 Controller will declare this interrupt when it has detected the FCS error in the most recently received data link message. 0 = FCS Error interrupt has not occurred since the last read of this register 1 = FCS Error interrupt has occurred since the last read of this register
1	Rx ABORT	RUR/ WC	norb	Receipt of Abort Sequence Interrupt Status This Reset-Upon-Read bit indicates whether or not the Receipt of Abort Sequence interrupt has occurred since last read of this register. Receive HDLC1 Controller will declare this interrupt if it detects the Abort Sequence (i.e. a string of seven (7) consecutive 1's) in the incoming data link channel. 0 = Receipt of Abort Sequence interrupt has not occurred since last read of this register 1 = Receipt of Abort Sequence interrupt has occurred since last read of this register
0	RxIDLE	RUR/ WC	0	Receipt of Idle Sequence Interrupt Status This Reset-Upon-Read bit indicates whether or not the Receipt of Idle Sequence interrupt has occurred since the last read of this register. The Receive HDLC1 Controller will declare this interrupt if it detects the flag sequence octet (0x7E) in the incoming data link channel. If RxIDLE "AND" RxEOT occur together, then the entire HDLC message has been received. 0 = Receipt of Idle Sequence interrupt has not occurred since last read of this register 1 = Receipt of Idle Sequence interrupt has occurred since last read of this register.



REV. 1.0.2

HEX ADDRESS: 0x0B07

TABLE 101: DATA LINK INTERRUPT ENABLE REGISTER 1 (DLIER1)

Віт	Function	Түре	DEFAULT	Description-Operation
7	Reserved	-	-	Reserved
6	TXSOT ENB	R/W	0	Transmit HDLC1 Controller Start of Transmission (TxSOT) Interrupt Enable This bit enables or disables the "Transmit HDLC1 Controller Start of Transmission (TxSOT) "Interrupt within the XRT86VL30 device. Once this interrupt is enabled, the Transmit HDLC1 Controller will generate an interrupt when it has started to transmit a data link message. 0 = Disables the Transmit HDLC1 Controller Start of Transmission (TxSOT) interrupt. 1 = Enables the Transmit HDLC1 Controller Start of Transmission (TxSOT) interrupt.
5	RXSOT ENB	R/W	toduct hav no	Receive HDLC1 Controller Start of Reception (RxSOT) Interrupt Enable This bit enables or disables the "Receive HDLC1 Controller Start of Reception (RxSOT) "Interrupt within the XRT86VL30 device. Once this interrupt is enabled, the Receive HDLC1 Controller will generate an interrupt when it has started to receive a data link message. 0 = Disables the Receive HDLC1 Controller Start of Reception (RxSOT) interrupt. 1 = Enables the Receive HDLC1 Controller Start of Reception (RxSOT) interrupt.
4	TXEOT ENB	R/W	0	Transmit HDLC1 Controller End of Transmission (TxEOT) Interrupt Enable This bit enables or disables the "Transmit HDLC1 Controller End of Transmission (TxEOT) "Interrupt within the XRT86VL30 device. Once this interrupt is enabled, the Transmit HDLC1 Controller will generate an interrupt when it has finished transmitting a data link message. 0 = Disables the Transmit HDLC1 Controller End of Transmission (TxEOT) interrupt. 1 = Enables the Transmit HDLC1 Controller End of Transmission (TxEOT) interrupt.
3	RXEOT ENB	R/W	0	Receive HDLC1 Controller End of Reception (RxEOT) Interrupt Enable This bit enables or disables the "Receive HDLC1 Controller End of Reception (RxEOT) "Interrupt within the XRT86VL30 device. Once this interrupt is enabled, the Receive HDLC1 Controller will generate an interrupt when it has finished receiving a complete data link message. 0 = Disables the Receive HDLC1 Controller End of Reception (RxEOT) interrupt. 1 = Enables the Receive HDLC1 Controller End of Reception (RxEOT) interrupt.



TABLE 101: DATA LINK INTERRUPT ENABLE REGISTER 1 (DLIER1)

Віт	Function	Түре	DEFAULT	Description-Operation		
2	FCS ERR ENB	R/W	0	FCS Error Interrupt Enable This bit enables or disables the "Received FCS Error "Interrupt within the XRT86VL30 device. Once this interrupt is enabled, the Receive HDLC1 Controller will generate an interrupt when it has detected the FCS error within the incoming data link message. 0 = Disables the "Receive FCS Error" interrupt. 1 = Enables the "Receive FCS Error" interrupt.		
1	RXABORT ENB		0	Receipt of Abort Sequence Interrupt Enable This bit enables or disables the "Receipt of Abort Sequence" Interrupt within the XRT86VL30 device. Once this interrupt is enabled, the Receive HDLC1 Controller will generate an interrupt when it has detected the Abort Sequence (i.e. a string of seven (7) consecutive 1's) within the incoming data link channel. 0 = Disables the "Receipt of Abort Sequence" interrupt. 1 = Enables the "Receipt of Abort Sequence" interrupt.		
0	RXIDLE ENB	RW	re no le	Receipt of Idle Sequence Interrupt Enable This bit enables or disables the "Receipt of Idle Sequence" Interrupt within the XRT86VL30 device. Once this interrupt is enabled, the Receive HDLC1 Controller will generate an interrupt when it has detected the Idle Sequence Octet (i.e. 0x7E) within the incoming data link channel. 0 = Disables the "Receipt of Idle Sequence" interrupt. 1 = Enables the "Receipt of Idle Sequence" interrupt.		
	detected the Idle Sequence Octet (i.e. 0x7E) within the incoming data link channel. 0 = Disables the "Receipt of Idle Sequence" interrupt. 1 = Enables the "Receipt of Idle Sequence" interrupt.					



REV. 1.0.2

TABLE 102: SLIP BUFFER INTERRUPT STATUS REGISTER (SBISR)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	TxSB_FULL	RUR/ WC	0	Transmit Slip buffer Full Interrupt Status This Reset-Upon-Read bit indicates whether or not the Transmit Slip Buffer Full interrupt has occurred since the last read of this register. The transmit Slip Buffer Full interrupt is declared when the transmit slip buffer is filled. If the transmit slip buffer is full and a WRITE operation occurs, then a full frame of data will be deleted, and this interrupt bit will be set to '1'. 0 = Indicates that the Transmit Slip Buffer Full interrupt has not occurred since the last read of this register. 1 = Indicates that the Transmit Slip Buffer Full interrupt has occurred since the last read of this register.
6	TxSB_EMPT	RUR/ WC/	o coduct	Transmit Slip buffer Empty Interrupt Status This Reset-Upon-Read bit indicates whether or not the Transmit Slip Buffer Empty interrupt has occurred since the last read of this register. The transmit Slip Buffer Empty interrupt is declared when the transmit slip buffer is emptied. If the transmit slip buffer is emptied and a READ operation occurs, then a full frame of data will be repeated, and this interrupt bit will be set to '1'. 0 = Indicates that the Transmit Slip Buffer Empty interrupt has not occurred since the last read of this register. 1 = Indicates that the Transmit Slip Buffer Empty interrupt has occurred since the last read of this register.
5	TxSB_SLIP	RUR/ WC	0	Transmit Slip Buffer Slips Interrupt Status This Reset-Upon-Read bit indicates whether or not the Transmit Slip Buffer Slips interrupt has occurred since the last read of this register. The transmit Slip Buffer Slips interrupt is declared when the transmit slip buffer is either filled or emptied. This interrupt bit will be set to '1' in either one of these two conditions: 1. If the transmit slip buffer is emptied and a READ operation occurs, then a full frame of data will be repeated, and this interrupt bit will be set to '1'. 2. If the transmit slip buffer is full and a WRITE operation occurs, then a full frame of data will be deleted, and this interrupt bit will be set to '1'. 0 = Indicates that the Transmit Slip Buffer Slips interrupt has not occurred since the last read of this register. 1 = Indicates that the Transmit Slip Buffer Slips interrupt has occurred since the last read of this register. NOTE: Users still need to read the Transmit Slip Buffer Empty Interrupt (bit 6 of this register) or the Transmit Slip Buffer Full Interrupts (bit 7 of this register) to determine whether transmit slip buffer empties or fills.



SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

TABLE 102: SLIP BUFFER INTERRUPT STATUS REGISTER (SBISR)

Віт	Function	TYPE	DEFAULT	Description-Operation
4	SLC®96 LOCK	RO	0	SLC®96 is in SYNC This READ ONLY bit field indicates whether or not frame synchronization is achieved when the XRT86VL30 is configured in SLC®96 framing mode. 0 = Indicates that frame synchronization is not achieved in SLC®96 framing mode. 1 = Indicates that frame synchronization is achieved in SLC®96 framing mode.
3	Multiframe LOCK	RO	0	Multiframe is in SYNC This READ ONLY bit field indicates whether or not the T1 Receive Framer Block is declaring T1 Multiframe LOCK status. 0 = Indicates that the T1 Receive Framer is currently declaring T1 multiframe LOSS OF LOCK status 0 = Indicates that the T1 Receive Framer is currently declaring T1 multiframe LOCK status
2	RxSB_FULL	RUR/ WC	re no lot b	Receive Slip buffer Full Interrupt Status This Reset-Upon-Read bit indicates whether or not the Receive Slip Buffer Full interrupt has occurred since the last read of this register. The Receive Slip Buffer Full interrupt is declared when the receive slip buffer is filled. If the receive slip buffer is full and a WRITE operation occurs, then a full frame of data will be deleted, and this interrupt bit will be set to '1'. 0 = Indicates that the Receive Slip Buffer Full interrupt has not occurred since the last read of this register. 1 = Indicates that the Receive Slip Buffer Full interrupt has occurred since the last read of this register.
				 O ■ Indicates that the Receive Slip Buffer Full interrupt has not occurred since the last read of this register. 1 = Indicates that the Receive Slip Buffer Full interrupt has occurred since the last read of this register.





TABLE 102: SLIP BUFFER INTERRUPT STATUS REGISTER (SBISR)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
1	RxSB_EMPT	RUR/ WC	0	Receive Slip buffer Empty Interrupt Status This Reset-Upon-Read bit indicates whether or not the Receive Slip Buffer Empty interrupt has occurred since the last read of this register. The Receive Slip Buffer Empty interrupt is declared when the receive slip buffer is emptied. If the receive slip buffer is emptied and a READ operation occurs, then a full frame of data will be repeated, and this interrupt bit will be set to '1'. 0 = Indicates that the Receive Slip Buffer Empty interrupt has not occurred since the last read of this register. 1 = Indicates that the Receive Slip Buffer Empty interrupt has occurred since the last read of this register.
0	RxSB_SLIP	RUR/ WC	o Product	Receive Slip Buffer Slips Interrupt Status This Reset-Upon-Read bit indicates whether or not the Receive Slip Buffer Slips interrupt has occurred since the last read of this register. The Receive Slip Buffer Slips interrupt is declared when the receive slip buffer is either filled or emptied. This interrupt bit will be set to '1' in either one of these two conditions: 1. If the receive slip buffer is emptied and a READ operation occurs, then a full frame of data will be repeated, and this interrupt bit will be set to '1'. 2. If the receive slip buffer is full and a WRITE operation occurs, then a full frame of data will be deleted, and this interrupt bit will be set to '1'. 0 = Indicates that the Receive Slip Buffer Slips interrupt has not occurred since the last read of this register. 1 = Indicates that the Receive Slip Buffer Slips interrupt has occurred since the last read of this register. Note: Users still need to read the Receive Slip Buffer Empty Interrupt (bit 1 of this register) or the Receive Slip Buffer Full Interrupts (bit 2 of this register) to determine whether transmit slip buffer empties or fills.



TABLE 103: SLIP BUFFER INTERRUPT ENABLE REGISTER (SBIER)

Віт	Function	Түре	DEFAULT	Description-Operation
7	TxFULL_ENB	R/W	0	Transmit Slip Buffer Full Interrupt Enable This bit enables or disables the Transmit Slip Buffer Full interrupt within the XRT86VL30 device. Once this interrupt is enabled, the transmit Slip Buffer Full interrupt is declared when the transmit slip buffer is filled. If the transmit slip buffer is full and a WRITE operation occurs, then a full frame of data will be deleted, and the interrupt status bit will be set to '1'. 0 - Disables the Transmit Slip Buffer Full interrupt when the Transmit Slip Buffer fills 1 - Enables the Transmit Slip Buffer Full interrupt when the Transmit Slip Buffer fills.
6	TXEMPT_ENB	OR/W	O PUCK OF TO REPORT	Transmit Slip Buffer Empty Interrupt Enable This bit enables or disables the Transmit Slip Buffer Empty interrupt within the XRT86VL30 device. Once this interrupt is enabled, the transmit Slip Buffer Empty interrupt is declared when the transmit slip buffer is emptied. If the transmit slip buffer is emptied and a READ operation occurs, then a full frame of data will be repeated, and the interrupt status bit will be set to '1'. 0 - Disables the Transmit Slip Buffer Empty interrupt when the Transmit Slip Buffer empties 1 - Enables the Transmit Slip Buffer Empty interrupt when the Transmit Slip Buffer empties.
5	TxSLIP_ENB	R/W	0.0	Transmit Slip Buffer Slips Interrupt Enable This bit enables or disables the Transmit Slip Buffer Slips interrupt within the XRT86VL30 device. Once this interrupt is enabled, the transmit Slip Buffer Slips interrupt is declared when either the transmit slip buffer is filled or emptied. If the transmit slip buffer is emptied and a READ operation occurs, then a full frame of data will be repeated, and the interrupt status bit will be set to '1'. The interrupt status bit will be set to '1' in either one of these two conditions: 1. If the transmit slip buffer is emptied and a READ operation occurs, then a full frame of data will be repeated, and this interrupt bit will be set to '1'. 2. If the transmit slip buffer is full and a WRITE operation occurs, then a full frame of data will be deleted, and this interrupt bit will be set to '1'. 0 - Disables the Transmit Slip Buffer Slips interrupt when the Transmit Slip Buffer empties or fills 1 - Enables the Transmit Slip Buffer Slips interrupt when the Transmit Slip Buffer empties or fills.
4-3	Reserved	-	-	Reserved





TABLE 103: SLIP BUFFER INTERRUPT ENABLE REGISTER (SBIER)

HEX ADDRESS: 0x0B09

Віт	Function	Түре	DEFAULT	Description-Operation
2	RxFULL_ENB	R/W	0	Receive Slip Buffer Full Interrupt Enable This bit enables or disables the Receive Slip Buffer Full interrupt within the XRT86VL30 device. Once this interrupt is enabled, the Receive Slip Buffer Full interrupt is declared when the receive slip buffer is filled. If the Receive slip buffer is full and a WRITE operation occurs, then a full frame of data will be deleted, and the interrupt status bit will be set to '1'. 0 - Disables the Receive Slip Buffer Full interrupt when the Transmit Slip Buffer fills 1 - Enables the Receive Slip Buffer Full interrupt when the Transmit Slip Buffer fills.
1	RXEMPT_ENB	BINO	o Poduci	Receive Slip buffer Empty Interrupt Enable This bit enables or disables the Receives Slip Buffer Empty interrupt within the XRT86VL30 device. Once this interrupt is enabled, the Receive Slip Buffer Empty interrupt is declared when the Receive slip buffer is emptied. If the Receive slip buffer is emptied and a READ operation occurs, then a full frame of data will be repeated, and the interrupt status bit will be set to '1'. 1 Disables the Receive Slip Buffer Empty interrupt when the Transmit Slip Buffer empties 1 - Enables the Receive Slip Buffer Empty interrupt when the Transmit Slip Buffer empties.
0	RxSLIP_ENB	R/W	0	Receive Slip buffer Slips Interrupt Enable This bit enables or disables the Receive Slip Buffer Slips interrupt within the XRT86VL30 device. Once this interrupt is enabled, the Receive Slip Buffer Slips interrupt is declared when either the Receive slip buffer is filled or emptied. If the Receive slip buffer is emptied and a READ operation occurs, then a full frame of data will be repeated, and the interrupt status bit will be set to '1'. The interrupt status bit will be set to '1' in either one of these two conditions: 1. If the Receive slip buffer is emptied and a READ operation occurs, then a full frame of data will be repeated, and this interrupt bit will be set to '1'. 2. If the Receive slip buffer is full and a WRITE operation occurs, then a full frame of data will be deleted, and this interrupt bit will be set to '1'. 0 - Disables the Receive Slip Buffer Slips interrupt when the Transmit Slip Buffer empties or fills 1 - Enables the Receive Slip Buffer Slips interrupt when the Transmit Slip Buffer empties or fills.



TABLE 104: RECEIVE LOOPBACK CODE INTERRUPT AND STATUS REGISTER (RLCISR)

Віт	FUNCTION	Түре	DEFAULT	Description-Operation
7-4	-	-	-	Reserved (For E1 mode only)
3	RXASTAT	RO	0	Receive Loopback Activation Code State This READ ONLY bit indicates whether or not the Receive T1 Framer Block is currently detecting the Receive Loopback Activation Code, as specified in the Receive Loopback Activation Code Register (RLACR - address 0x0126) if Receive Loopback Activation Code Detection is enabled. 0 = Indicates that the Receive T1 Framer Block is NOT currently detecting the Receive Loopback Activation Code. 1 = Indicates that the Receive T1 Framer Block is currently detecting the Receive Loopback Activation Code.
2	RXDSTAT	RO PO PO PO PO PO PO PO PO PO PO PO PO PO	o o o o o o o o o o o o o o o o o o o	Receive Loopback Deactivation Code State This READ ONLY bit indicates whether or not the Receive T1 Framer Block is currently detecting the Receive Loopback Deactivation Code, as specified in the Receive Loopback Deactivation Code Register (RLDCR - address 0x0127) if Receive Loopback Deactivation Code Detection is enabled. 0 = Indicates that the Receive T1 Framer Block is NOT currently detecting the Receive Loopback Deactivation Code. 1 = Indicates that the Receive T1 Framer Block is currently detecting the Receive Loopback Deactivation Code.
1	RXAINT	RUR/ WC	0	Change in Receive Loopback Activation Code interrupt Status This Reset-Upon-Read bit field indicates whether or not the "Change in Receive Loopback Activation Code" interrupt has occurred since the last read of this register. If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions. 1. Whenever the Receive T1 Framer block detects the Receive Loopback Activation Code. 2. Whenever the Receive T1 Framer block no longer detects the Receive Loopback Activation Code. 0 = Indicates that the "Change in Receive Loopback Activation Code" interrupt has not occurred since the last read of this register 1 = Indicates that the "Change in Receive Loopback Activation Code" interrupt has occurred since the last read of this register
0	RXDINT	RUR/ WC	0	 Change in Receive Loopback Deactivation Code interrupt Status This Reset-Upon-Read bit field indicates whether or not the "Change in Receive Loopback Deactivation Code" interrupt has occurred since the last read of this register. If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions. Whenever the Receive T1 Framer block detects the Receive Loopback Deactivation Code. Whenever the Receive T1 Framer block no longer detects the Receive Loopback Deactivation Code. Indicates that the "Change in Receive Loopback Deactivation Code" interrupt has not occurred since the last read of this register Indicates that the "Change in Receive Loopback Deactivation Code" interrupt has occurred since the last read of this register



REV. 1.0.2

TABLE 105: RECEIVE LOOPBACK CODE INTERRUPT ENABLE REGISTER (RLCIER)

Віт	Function	Түре	DEFAULT	Description-Operation
7-2	Reserved	-	-	Reserved
1	RXAENB	R/W	rodu	Receive Loopback Activation Code Interrupt Enable This bit enables or disables the "Change in Receive Loopback Activation Code" interrupt within the T1 Receive Framer. If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions. 1. Whenever the Receive T1 Framer block detects the Receive Loopback Activation Code. 2. Whenever the Receive T1 Framer block no longer detects the Receive Loopback Activation Code. 0 - Disables the "Change in Receive Loopback Activation Code" interrupt within the T1 Receive Framer. 1 - Enables the "Change in Receive Loopback Activation Code" interrupt within the T1 Receive Framer.
0	RXDENB	RW	They not	Receive Loopback Deactivation Code Interrupt Enable This bit enables or disables the "Change in Receive Loopback Deactivation Code" interrupt within the T1 Receive Framer. If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions. 1. Whenever the Receive T1 Framer block detects the Receive Loopback Deactivation Code. 2. Whenever the Receive T1 Framer block no longer detects the Receive Loopback Deactivation Code. 0 - Disables the "Change in Receive Loopback Deactivation Code" interrupt within the T1 Receive Framer. 1 - Enables the "Change in Receive Loopback Deactivation Code" interrupt within the T1 Receive Framer.

HEX ADDRESS: 0x0B0F



TABLE 106: EXCESSIVE ZERO STATUS REGISTER (EXZSR)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7-1	Reserved	-	-	Reserved
0	EXZ_STATUS	RUR/ WC	o Oduca	Change in Excessive Zero Condition Interrupt Status This Reset-Upon-Read bit field indicates whether or not the "Change in Excessive Zero Condition" interrupt within the T1 Receive Framer Block has occurred since the last read of this register. If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions. 1. Whenever the Receive T1 Framer block detects the Excessive Zero Condition. 2. Whenever the Receive T1 Framer block clears the Excessive Zero Condition 0 = Indicates the "Change in Excessive Zero Condition" interrupt has NOT occurred since the last read of this register 1 = Indicates the "Change in Excessive Zero Condition" interrupt has occurred since the last read of this register

TABLE 107: EXCESSIVE ZERO ENABLE REGISTER (EXZER)

	Ī	<u> </u>		
Віт	Function	TYPE	DEFAULT	DESCRIPTION-OPERATION
7-1	-	-	7-	Reserved
0	EXZ_ENB	R/W	0, 6	Change in Excessive Zero Condition Interrupt Enable This bit enables or disables the "Change in Excessive Zero Condition" interrupt within the T1 Receive Framer. If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions. 1. Whenever the Receive T1 Framer block detects the Excessive Zero Condition. 2. Whenever the Receive T1 Framer block clears the Excessive Zero Condition 0 - Disables the "Change in Excessive Zero Condition" interrupt within the Receive T1 Framer Block 1 - Enables the "Change in Excessive Zero Condition" interrupt within the Receive T1 Framer Block



HEX ADDRESS: 0x0B11

REV. 1.0.2

TABLE 108: SS7 STATUS REGISTER FOR LAPD1 (SS7SR1)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
0	SS7_1_STATUS	RUR/ WC	0	SS7 Interrupt Status for LAPD Controller 1 This Reset-Upon-Read bit field indicates whether or not the "SS7" interrupt has occurred since the last read of this register. If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt when the Received LAPD message is more than 276 Bytes in length.
				0 = Indicates that the "SS7" interrupt has not occurred since the last read of this register
)		1 = Indicates that the "SS7" interrupt has occurred since the last read of this register

TABLE 109: SS7 ENABLE REGISTER FOR LAPD1 (SS7ER1)

Віт	Function	ТҮРЕ	DEFAULT	Description-Operation
0	SS7_1_ENB	R/W	nay no	SS7 Interrupt Enable for LAPD Controller 1 This bit enables or disables the "SS7" interrupt within the LAPD Controller 1. If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt when the Received LAPD message is more than 276 Bytes in length. 0 - Disables the "SS7" interrupt within the LAPD Controller 1. 1 - Enables the "SS7" interrupt within the LAPD Controller 1.
				of the mentioned in this course of

HEX ADDRESS: 0x0B13



TABLE 110: RXLOS/CRC INTERRUPT STATUS REGISTER (RLCISR)

Віт	Function	TYPE	DEFAULT	DESCRIPTION-OPERATION
7-4	-	-	-	Reserved
3	RXLOSINT	RUR/ WC	O O	 Change in Receive LOS condition Interrupt Status This bit indicates whether or not the "Change in Receive LOS condition" interrupt has occurred since the last read of this register. If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions. 1. Whenever the Receive T1 Framer block declares the Receive LOS condition. 2. Whenever the Receive T1 Framer block clears the Receive LOS condition. 0 = Indicates that the "Change in Receive LOS Condition" interrupt has not occurred since the last read of this register. 1 = Indicates that the "Change in Receive LOS Condition" interrupt has occurred since the last read of this register.
2-0	Reserved	9	70 - O	^

TABLE 111: RXLOS/CRC INTERRUPT ENABLE REGISTER (RLCIER)

Віт	FUNCTION	Түре	DEFAULT DESCRIPTION-OPERATION
3	RxLOS_ENB	R/W	O Change in Receive LOS Condition Interrupt Enable This bit enables the "Change in Receive LOS Condition" interrupt. 0 = Enables "Change in Receive LOS Condition" Interrupt. 1 = Disables "Change in Receive LOS Condition" Interrupt.
2-0	-	-	- Reserved
			OBS) FROTUPED





TABLE 112: DATA LINK STATUS REGISTER 2 (DLSR2)

HEX ADDRESS: 0x0B16

Віт	Function	Түре	DEFAULT	Description-Operation
7	MSG TYPE	RO	0	HDLC2 Message Type Identifier This READ ONLY bit indicates the type of data link message received by Receive HDLC 2 Controller. Two types of data link messages are supported within the XRT86VL30 device: Message Oriented Signaling (MOS) or Bit-Oriented Signalling (BOS). 0 = Indicates Bit-Oriented Signaling (BOS) type data link message is received 1 = Indicates Message Oriented Signaling (MOS) type data link message is received
6	TxSOT	RUR/ WC	o Poduct	Transmit HDLC2 Controller Start of Transmission (TxSOT) Interrupt Status This Reset-Upon-Read bit indicates whether or not the "Transmit HDLC2 Controller Start of Transmission (TxSOT) "Interrupt has occurred since the last read of this register. Transmit HDLC2 Controller will declare this interrupt when it has started to transmit a data link message. For sending large HDLC messages, start loading the next available buffer once this interrupt is detected. 0 = Transmit HDLC2 Controller Start of Transmission (TxSOT) interrupt has not occurred since the last read of this register 1 = Transmit HDLC2 Controller Start of Transmission interrupt (TxSOT) has occurred since the last read of this register.
5	RxSOT	RUR/ WC	36 100	Receive HDLC2 Controller Start of Reception (RxSOT) Interrupt Status This Reset-Upon Read bit indicates whether or not the Receive HDLC2 Controller Start of Reception (RxSOT) interrupt has occurred since the last read of this register. Receive HDLC2 Controller will declare this interrupt when it has started to receive a data link message. 0 = Receive HDLC2 Controller Start of Reception (RxSOT) interrupt has not occurred since the last read of this register 1 = Receive HDLC2 Controller Start of Reception (RxSOT) interrupt has occurred since the last read of this register
4	TxEOT	RUR/ WC	0	Transmit HDLC2 Controller End of Transmission (TxEOT) Interrupt Status This Reset-Upon-Read bit indicates whether or not the Transmit HDLC2 Controller End of Transmission (TxEOT) Interrupt has occurred since the last read of this register. Transmit HDLC2 Controller will declare this interrupt when it has completed its transmission of a data link message. For sending large HDLC messages, it is critical to load the next available buffer before this interrupt occurs. 0 = Transmit HDLC2 Controller End of Transmission (TxEOT) interrupt has not occurred since the last read of this register 1 = Transmit HDLC2 Controller End of Transmission (TxEOT) interrupt has occurred since the last read of this register



SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

TABLE 112: DATA LINK STATUS REGISTER 2 (DLSR2)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
3	RXEOT	RUR/ WC	0	Receive HDLC2 Controller End of Reception (RxEOT) Interrupt Status This Reset-Upon-Read bit indicates whether or not the Receive HDLC2 Controller End of Reception (RxEOT) Interrupt has occurred since the last read of this register. Receive HDLC2 Controller will declare this interrupt once it has completely received a full data link message, or once the buffer is full. 0 = Receive HDLC2 Controller End of Reception (RxEOT) interrupt has not occurred since the last read of this register 1 = Receive HDLC2 Controller End of Reception (RxEOT) Interrupt has occurred since the last read of this register
2	FCS Error	RUR/ WC	O PUCKON	FCS Error Interrupt Status This Reset-Upon-Read bit indicates whether or not the FCS Error Interrupt has occurred since the last read of this register. Receive HDLC2 Controller will declare this interrupt when it has detected the FCS error in the most recently received data link message. 0 = FCS Error interrupt has not occurred since the last read of this register 1 = FCS Error interrupt has occurred since the last read of this register
1	Rx ABORT	RUR/ WC	norb	Receipt of Abort Sequence Interrupt Status This Reset-Upon-Read bit indicates whether or not the Receipt of Abort Sequence interrupt has occurred since last read of this register. Receive HDLC2 Controller will declare this interrupt if it detects the Abort Sequence (i.e. a string of seven (7) consecutive 1's) in the incoming data link channel. 0 = Receipt of Abort Sequence interrupt has not occurred since last read of this register 1 = Receipt of Abort Sequence interrupt has occurred since last read of this register
0	RxIDLE	RUR/ WC	0	Receipt of Idle Sequence Interrupt Status This Reset-Upon-Read bit indicates whether or not the Receipt of Idle Sequence interrupt has occurred since the last read of this register. The Receive HDLC2 Controller will declare this interrupt if it detects the flag sequence octet (0x7E) in the incoming data link channel. If RxIDLE "AND" RxEOT occur together, then the entire HDLC message has been received. 0 = Receipt of Idle Sequence interrupt has not occurred since last read of this register 1 = Receipt of Idle Sequence interrupt has occurred since last read of this register.



REV. 1.0.2

TABLE 113: DATA LINK INTERRUPT ENABLE REGISTER 2 (DLIER2)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	Reserved	-	-	Reserved
6	TxSOT ENB	R/W	0	Transmit HDLC2 Controller Start of Transmission (TxSOT) Interrupt Enable This bit enables or disables the "Transmit HDLC2 Controller Start of Transmission (TxSOT) "Interrupt within the XRT86VL30 device. Once this interrupt is enabled, the Transmit HDLC2 Controller will generate an interrupt when it has started to transmit a data link message. 0 = Disables the Transmit HDLC2 Controller Start of Transmission (TxSOT) interrupt. 1 = Enables the Transmit HDLC2 Controller Start of Transmission (TxSOT) interrupt.
5	RxSOT ENB	R/W	toduct hav no	Receive HDLC2 Controller Start of Reception (RxSOT) Interrupt Enable This bit enables or disables the "Receive HDLC2 Controller Start of Reception (RxSOT) "Interrupt within the XRT86VL30 device. Once this interrupt is enabled, the Receive HDLC2 Controller will generate an interrupt when it has started to receive a data link message. 0 = Disables the Receive HDLC2 Controller Start of Reception (RxSOT) interrupt. 1 = Enables the Receive HDLC2 Controller Start of Reception (RxSOT) interrupt.
4	TxEOT ENB	R/W	0	Transmit HDLC2 Controller End of Transmission (TxEOT) Interrupt Enable This bit enables or disables the "Transmit HDLC2 Controller End of Transmission (TxEOT) "Interrupt within the XRT86VL30 device. Once this interrupt is enabled, the Transmit HDLC2 Controller will generate an interrupt when it has finished transmitting a data link message. 0 = Disables the Transmit HDLC2 Controller End of Transmission (TxEOT) interrupt. 1 = Enables the Transmit HDLC2 Controller End of Transmission (TxEOT) interrupt.
3	RXEOT ENB	R/W	0	Receive HDLC2 Controller End of Reception (RxEOT) Interrupt Enable This bit enables or disables the "Receive HDLC2 Controller End of Reception (RxEOT) "Interrupt within the XRT86VL30 device. Once this interrupt is enabled, the Receive HDLC2 Controller will generate an interrupt when it has finished receiving a complete data link message. 0 = Disables the Receive HDLC2 Controller End of Reception (RxEOT) interrupt. 1 = Enables the Receive HDLC2 Controller End of Reception (RxEOT) interrupt.



SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

TABLE 113: DATA LINK INTERRUPT ENABLE REGISTER 2 (DLIER2)

Віт	Function	Түре	DEFAULT	Description-Operation
2	FCS ERR ENB	R/W	0	FCS Error Interrupt Enable This bit enables or disables the "Received FCS Error "Interrupt within the XRT86VL30 device. Once this interrupt is enabled, the Receive HDLC2 Controller will generate an interrupt when it has detected the FCS error within the incoming data link message. 0 = Disables the "Receive FCS Error" interrupt. 1 = Enables the "Receive FCS Error" interrupt.
1	RXABORT ENB	R/W	0	Receipt of Abort Sequence Interrupt Enable This bit enables or disables the "Receipt of Abort Sequence"Interrupt within the XRT86VL30 device. Once this interrupt is enabled, the Receive HDLC2 Controller will generate an interrupt when it has detected the Abort Sequence (i.e. a string of seven (7) consecutive 1's) within the incoming data link channel. 0 = Disables the "Receipt of Abort Sequence" interrupt. 1 = Enables the "Receipt of Abort Sequence" interrupt.
0	RXIDLE ENB	RW	re no le	Receipt of Idle Sequence Interrupt Enable This bit enables or disables the "Receipt of Idle Sequence"Interrupt within the XRT86VL30 device. Once this interrupt is enabled, the Receive HDLC2 Controller will generate an interrupt when it has detected the Idle Sequence Octet (i.e. 0x7E) within the incoming data link channel. 0 = Disables the "Receipt of Idle Sequence" interrupt. 1 = Enables the "Receipt of Idle Sequence" interrupt.
				detected the Idle Sequence Octet (i.e. 0x7E) within the incoming data link channel. 0 = Disables the "Receipt of Idle Sequence" interrupt. 1 = Enables the "Receipt of Idle Sequence" interrupt.



HEX ADDRESS: 0x0B19

REV. 1.0.2

TABLE 114: SS7 STATUS REGISTER FOR LAPD2 (SS7SR2)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
0	SS7_2_STATUS	RUR/ WC	0	SS7 Interrupt Status for LAPD Controller 2 This Reset-Upon-Read bit field indicates whether or not the "SS7" interrupt has occurred since the last read of this register. If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt when the Received LAPD message is more than 276 Bytes in length. 0 = Indicates that the "SS7" interrupt has not occurred since the last read of this register 1 = Indicates that the "SS7" interrupt has occurred since the last read of this register

TABLE 115: SS7 ENABLE REGISTER FOR LAPD2 (SS7ER2)

Віт	Function	ТҮРЕ	DEFAULT	Description-Operation
0	SS7_2_ENB	R/W	hay no	SS7 Interrupt Enable for LAPD Controller 2 This bit enables or disables the "SS7" interrupt within the LAPD Controller 2. If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt when the Received LAPD message is more than 276 Bytes in length. 0 - Disables the "SS7" interrupt within the LAPD Controller 2. 1 - Enables the "SS7" interrupt within the LAPD Controller 2.
				of the mentioned in this coursed



TABLE 116: DATA LINK STATUS REGISTER 3 (DLSR3)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	MSG TYPE	RUR/ WC	0	HDLC3 Message Type Identifier This READ ONLY bit indicates the type of data link message received by Receive HDLC 3 Controller. Two types of data link messages are supported within the XRT86VL30 device: Message Oriented Signaling (MOS) or Bit-Oriented Signalling (BOS). 0 = Indicates Bit-Oriented Signaling (BOS) type data link message is received 1 = Indicates Message Oriented Signaling (MOS) type data link message is received
6	TXSOT	RUR/ /WC	o oduct	Transmit HDLC3 Controller Start of Transmission (TxSOT) Interrupt Status This Reset-Upon-Read bit indicates whether or not the "Transmit HDLC3 Controller Start of Transmission (TxSOT) "Interrupt has occurred since the last read of this register. Transmit HDLC3 Controller will declare this interrupt when it has started to transmit a data link message. For sending large HDLC messages, start loading the next available buffer once this interrupt is detected. 0 = Transmit HDLC3 Controller Start of Transmission (TxSOT) interrupt has not occurred since the last read of this register 1 = Transmit HDLC3 Controller Start of Transmission interrupt (TxSOT) has occurred since the last read of this register.
5	RxSOT	RUR/ WC	O A	Receive HDLC3 Controller Start of Reception (RxSOT) Interrupt Status This Reset-Upon-Read bit indicates whether or not the Receive HDLC3 Controller Start of Reception (RxSOT) interrupt has occurred since the last read of this register. Receive HDLC3 Controller will declare this interrupt when it has started to receive a data link message. 0 = Receive HDLC3 Controller Start of Reception (RxSOT) interrupt has not occurred since the last read of this register 1 = Receive HDLC3 Controller Start of Reception (RxSOT) interrupt has occurred since the last read of this register
4	TxEOT	RUR/ WC	0	Transmit HDLC3 Controller End of Transmission (TxEOT) Interrupt Status This Reset-Upon-Read bit indicates whether or not the Transmit HDLC3 Controller End of Transmission (TxEOT) Interrupt has occurred since the last read of this register. Transmit HDLC3 Controller will declare this interrupt when it has completed its transmission of a data link message. For sending large HDLC messages, it is critical to load the next available buffer before this interrupt occurs. 0 = Transmit HDLC3 Controller End of Transmission (TxEOT) interrupt has not occurred since the last read of this register 1 = Transmit HDLC3 Controller End of Transmission (TxEOT) interrupt has occurred since the last read of this register





TABLE 116: DATA LINK STATUS REGISTER 3 (DLSR3)

HEX ADDRESS: 0x0B26

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
3	RxEOT	RUR/ WC	0	Receive HDLC3 Controller End of Reception (RxEOT) Interrupt Status
				This Reset-Upon-Read bit indicates whether or not the Receive HDLC3 Controller End of Reception (RxEOT) Interrupt has occurred since the last read of this register. Receive HDLC3 Controller will declare this interrupt once it has completely received a full data link message, or once the buffer is full.
				0 = Receive HDLC3 Controller End of Reception (RxEOT) interrupt has not occurred since the last read of this register
		•		1 = Receive HDLC3 Controller End of Reception (RxEOT) Interrupt has occurred since the last read of this register
2	FCS Error	RUR/	0	FCS Error Interrupt Status
	9	WC (Drodu.	This Reset-Upon-Read bit indicates whether or not the FCS Error Interrupt has occurred since the last read of this register. Receive HDLC3 Controller will declare this interrupt when it has detected the FCS error in the most recently received data link message.
			CX.	0 = FCS Error interrupt has not occurred since the last read of this register
		9/1	y dro	1=FCS Error interrupt has occurred since the last read of this register
1	Rx ABORT	RUR/ WC	May	Receipt of Abort Sequence Interrupt Status This Reset-Upon-Read bit indicates whether or not the Receipt of Abort Sequence interrupt has occurred since last read of this register. Receive HDLC3 Controller will declare this interrupt if it detects the Abort Sequence (i.e. a string of seven (7) consecutive 1's) in the incoming data link channel. 0 = Receipt of Abort Sequence interrupt has not occurred since last read of this register 1 = Receipt of Abort Sequence interrupt has occurred since last read of this register
0	RXIDLE	RUR/ WC	0	Receipt of Idle Sequence Interrupt Status This Reset-Upon-Read bit indicates whether or not the Receipt of Idle Sequence interrupt has occurred since the last read of this register. The Receive HDLC3 Controller will declare this interrupt if it detects the flag sequence octet (0x7E) in the incoming data link channel. If RxI-DLE "AND" RxEOT occur together, then the entire HDLC message has been received. 0 = Receipt of Idle Sequence interrupt has not occurred since last read of this register 1 = Receipt of Idle Sequence interrupt has occurred since last read of this register.



TABLE 117: DATA LINK INTERRUPT ENABLE REGISTER 3 (DLIER3)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	Reserved	-	-	Reserved
6	TXSOT ENB	R/W	0	Transmit HDLC3 Controller Start of Transmission (TxSOT) Interrupt Enable This bit enables or disables the "Transmit HDLC3 Controller Start of Transmission (TxSOT) "Interrupt within the XRT86VL30 device. Once this interrupt is enabled, the Transmit HDLC3 Controller will generate an interrupt when it has started to transmit a data link message. 0 = Disables the Transmit HDLC3 Controller Start of Transmission (TxSOT) interrupt. 1 = Enables the Transmit HDLC3 Controller Start of Transmission (TxSOT) interrupt.
5	RXSOT ENB	RWO	renole vo	Receive HDLC3 Controller Start of Reception (RxSOT) Interrupt Enable This bit enables or disables the "Receive HDLC3 Controller Start of Reception (RxSOT) "Interrupt within the XRT86VL30 device. Once this interrupt is enabled, the Receive HDLC3 Controller will generate an interrupt when it has started to receive a data link message. 0 = Disables the Receive HDLC3 Controller Start of Reception (RxSOT) interrupt. 1 = Enables the Receive HDLC3 Controller Start of Reception (RxSOT) interrupt.
4	TXEOT ENB	R/W	0 6	Transmit HDLC3 Controller End of Transmission (TxEOT) Interrupt Enable This bit enables or disables the "Transmit HDLC3 Controller End of Transmission (TxEOT) "Interrupt within the XRT86VL30 device. Once this interrupt is enabled, the Transmit HDLC3 Controller will generate an interrupt when it has finished transmitting a data link message. 0 = Disables the Transmit HDLC3 Controller End of Transmission (TxEOT) interrupt. 1 = Enables the Transmit HDLC3 Controller End of Transmission (TxEOT) interrupt.
3	RXEOT ENB	R/W	0	Receive HDLC3 Controller End of Reception (RxEOT) Interrupt Enable This bit enables or disables the "Receive HDLC3 Controller End of Reception (RxEOT) "Interrupt within the XRT86VL30 device. Once this interrupt is enabled, the Receive HDLC3 Controller will generate an interrupt when it has finished receiving a complete data link message. 0 = Disables the Receive HDLC3 Controller End of Reception (RxEOT) interrupt. 1 = Enables the Receive HDLC3 Controller End of Reception (RxEOT) interrupt.





TABLE 117: DATA LINK INTERRUPT ENABLE REGISTER 3 (DLIER3)

HEX ADDRESS: 0x0B27

Віт	Function	TYPE	DEFAULT	Description-Operation
2	FCS ERR ENB	R/W	0	FCS Error Interrupt Enable This bit enables or disables the "Received FCS Error "Interrupt within the XRT86VL30 device. Once this interrupt is enabled, the Receive HDLC3 Controller will generate an interrupt when it has detected the FCS error within the incoming data link message. 0 = Disables the "Receive FCS Error" interrupt. 1 = Enables the "Receive FCS Error" interrupt.
1	RXABORT ENB	R/W	0	Receipt of Abort Sequence Interrupt Enable This bit enables or disables the "Receipt of Abort Sequence" Interrupt within the XRT86VL30 device. Once this interrupt is enabled, the Receive HDLC3 Controller will generate an interrupt when it has detected the Abort Sequence (i.e. a string of seven (7) consecutive 1's) within the incoming data link channel. 0 = Disables the "Receipt of Abort Sequence" interrupt. 1 = Enables the "Receipt of Abort Sequence" interrupt.
0	RXIDLE ENB	R/W	hay no	Receipt of Idle Sequence Interrupt Enable This bit enables or disables the "Receipt of Idle Sequence" Interrupt within the XRT86VL30 device. Once this interrupt is enabled, the Receive HDLC3 Controller will generate an interrupt when it has detected the Idle Sequence Octet (i.e. 0x7E) within the incoming data link channel. 0 = Disables the "Receipt of Idle Sequence" interrupt. 1 = Enables the "Receipt of Idle Sequence" interrupt.
				detected the Idle Sequence Octet (i.e. 0x7E) within the incoming data link channel. 0 = Disables the "Receipt of Idle Sequence" interrupt. 1 = Enables the "Receipt of Idle Sequence" interrupt.

HEX ADDRESS: 0x0B29



TABLE 118: SS7 STATUS REGISTER FOR LAPD3 (SS7SR3)

BIT FUNCTION TYPE DEFAULT	DESCRIPTION-OPERATION
WC This Reset-Upon-Reinterrupt has occurre If this interrupt is enaugenerate an interrup than 276 Bytes in ler 0 = Indicates that the read of this register	us for LAPD Controller 3 ead bit field indicates whether or not the "SS7" ed since the last read of this register. abled, then the Receive T1 Framer block will but when the Received LAPD message is more ngth. e "SS7" interrupt has not occurred since the last

TABLE 119: SS7 ENABLE REGISTER FOR LAPD3 (SS7ER3)

Віт	Function	TYPE DEFAULT	Description-Operation
0	SS7_3_ENB	RW CO	SS7 Interrupt Enable for LAPD Controller 3 This bit enables or disables the "SS7" interrupt within the LAPD Controller 3. If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt when the Received LAPD message is more than 276 Bytes in length. 0 - Disables the "SS7" interrupt within the LAPD Controller 3. 1 Enables the "SS7" interrupt within the LAPD Controller 3.



REV. 1.0.2

TABLE 120: CUSTOMER INSTALLATION ALARM STATUS REGISTER (CIASR)

Віт	Function	Түре	DEFAULT	Description-Operation
[7:6]	Reserved	-	-	Reserved
5	RxAIS-CI_state	RO	o She or o	Receive Alarm Indication Signal-Customer Installation (AIS-CI) State This READ ONLY bit field indicates whether or not the Receive T1 Framer is currently detecting the Alarm Indication Signal-Customer Installation (AIS-CI) condition. Alarm Indication Signal-Customer Installation (AIS-CI) is intended for use in a network to differentiate between an issue within the network or the Cus- tomer Installation (CI). AIS-CI is an all ones signal with an embedded signature of 01111100 11111111 (right-to left) which recurs at 386 bit intervals in-the DS-1 signal. 0 = Indicates the Receive T1 Framer is currently NOT detecting the AIS-CI condition 1 = Indicates the Receive T1 Framer is currently detecting the AIS-CI condi- tion NOTE: This bit only works if AIS-CI detection is enabled (Register 0x011C)
4	RxRAI-CI_state	RO	andma	Rx RAI-CI State This READ ONLY bit field indicates whether or not the Receive T1 Framer is currently declaring the Remote Alarm Indication - Customer Installation (RAI-CI) condition. (This is for T1 ESF framing mode only) Remote Alarm Indication - Customer Installation (RAI-CI) is intended for use in a network to differentiate between an issue within the network or the Customer Installation (CI). RAI-CI is a repetitive pattern with a period of 1.08 seconds. It is comprised of 0.99 seconds of RAI message (00000000 11111111 Right-to-left) and a 90 ms of RAI-CI signature (00111110 111111111 Right to left) to form a RAI-CI signal. 0 = Indicates the Receive T1 Framer is currently NOT detecting the RAI-CI condition 1 = Indicates the Receive T1 Framer is currently detecting the RAI-CI condition Note: This bit only works if RAI-CI detection is enabled (Register 0x011C)
[3:2]	Reserved	-	-	Reserved

HEX ADDRESS: 0x0B41



SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

TABLE 120: CUSTOMER INSTALLATION ALARM STATUS REGISTER (CIASR)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION				
1	RxAIS-CI	RUR/	0	Change in Receive AIS-CI Condition Interrupt Status				
		WC		This Reset-Upon-Read bit field indicates whether or not the "Change in AIS-CI Condition" interrupt within the T1 Receive Framer Block has occurred since the last read of this register.				
				If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions.				
				1. Whenever the Receive T1 Framer block detects the AIS-CI Condition.				
				2. Whenever the Receive T1 Framer block clears the AIS-CI Condition				
				0 = Indicates the "Change in AIS-CI Condition" interrupt has NOT occurred since the last read of this register				
		, 13	0	1 = Indicates the "Change in AIS-CI Condition" interrupt has occurred since the last read of this register				
0	RxRAI-CI	RUR/	0	Change in Receive RAI-CI Condition Interrupt Status				
		WC S	odu Odu	This Reset-Upon-Read bit field indicates whether or not the "Change in RAI-CI Condition" interrupt within the T1 Receive Framer Block has occurred since the last read of this register.				
				If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions.				
				1. Whenever the Receive T1 Framer block detects the RAI-CI Condition.				
				2 Whenever the Receive T1 Framer block clears the RAI-CI Condition				
			18/	0 = Indicates the "Change in RAI-CI Condition" interrupt has NOT occurred				
				since the last read of this register				
				1 = Indicates the "Change in RAI-CI Condition" interrupt has occurred since the last read of this register				

TABLE 121: CUSTOMER INSTALLATION ALARM STATUS REGISTER (CIAIER)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION			
1	RxAIS-CI_ENB	R/W	0	Change in Receive AlS-Cl Condition Interrupt Enable This bit enables or disables the "Change in AlS-Cl Condition" interrupt within the T1 Receive Framer Block. If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions. 1. Whenever the Receive T1 Framer block detects the AlS-Cl Condition. 2. Whenever the Receive T1 Framer block clears the AlS-Cl Condition 0 - Disables the "Change in AlS-Cl Condition" interrupt. 1 - Enables the "Change in AlS-Cl Condition" interrupt.			
0	RxRAI-CI_ENB	R/W	0	Change in Receive RAI-CI Condition Interrupt Enable This bit enables or disables the "Change in RAI-CI Condition" interrupt within the T1 Receive Framer Block. If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions. 1. Whenever the Receive T1 Framer block detects the RAI-CI Condition. 2. Whenever the Receive T1 Framer block clears the AIS-CI Condition 0 - Disables the "Change in RAI-CI Condition" interrupt. 1 - Enables the "Change in RAI-CI Condition" interrupt.			



TABLE 122: T1 BOC INTERRUPT STATUS REGISTER (BOCISR 0x0B70H)

BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
RMTCH3	RMTCH2	BOCC	RFDLAD	RFDLF	TFDLE	RMTCH1	RBOC
RUR	RUR	RUR	RUR	RUR	RUR	RUR	RUR
0	0	0	0	0	0	0	0

BIT 7 - Receive FDL Match 3 Event

This bit is set when the receive FDL message is equal to the RFDL Match 3 message, and filter validation has occured.

- } 0 No Match
- } 1 Match 3

BIT 6 - Receive FDL Match 2 Event

DL message is equal to the RFDL Match 2 message, and filter validation has This bit is set when the receive F occured.

- } 0 No Match
- } 1 Match 2

BIT 5 - BOC Clear Event (Loss of BOC)

This bit is set when 3 or more constant, but does not constant and the set when 3 or more constant and 3 This bit is set when 3 or more consecutive Non-BOC messages occur (Non-BOC means that the message meets the

BIT 4 - RFDL Abort Detect Event

BIT 3 - RFDL Register Full Event (Receive Start of Transfer)

- } 1 Full

REV. 1.0.2

SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

BIT 2 - TFDL Register Empty Event (Transmit End of Transfer)

This bit is set when the TFDL register has been emptied according to amount of repetitions programmed into the TxBYTE count register 0xn178h. This alarm is meant to be an indicator of a complete BOC transmission for system alert or to initiate a response for future processing.

- } 0 Not Emptied
- } 1 Emptied

BIT 1 - Receive FDL Match 1 Event

This bit is set when the receive FDL message is equal to the RFDL Match 1 message, and filter validation has occured.

- } 0 No Match
- } 1 Match 1

BIT 0 - Receive BOC Detector Change of Status

a change.

Obtology of the property of the pro This bit is set to 1 any time a change has occured with the RFDL message. This alarm will NOT be set unless the filter setting has been satisfied.

- } 0 No Change
- } 1 Change of Status



TABLE 123: T1 BOC INTERRUPT ENABLE REGISTER (BOCIER 0x0B71H)

BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
RMTCH3	RMTCH2	BOCC	RFDLAD	RFDLF	TFDLE	RMTCH1	RBOC
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0

BIT 7 - Receive FDL Match 3 Event

This bit is used to enable the RFDL Match 3 message Interrupt.

- } 0 Disabled
- } 1 Interrupt Enabled

BIT 6 - Receive FDL Match 2 Event

This bit is used to enable the RFDL Match 2 message Interrupt.

BIT 5 - BOC Clear Event

BIT 4 - RFDL Abort Detect Event

BIT 3 - RFDL Register Full Event

BIT 2 - TFDL Register Empty Event

This bit is used to enable the TFDL Empty Interrupt.

- } 0 Disabled
- } 1 Interrupt Enabled

BIT 1 - Receive FDL Match 1 Event

This bit is used to enable the RFDL Match 1 message Interrupt.

- } 0 Disabled
- } 1 Interrupt Enabled

BIT 0 - Receive BOC Detector Change of Status

This bit is used to enable the BOC detector change of status Interrupt.

- } 0 Disabled
- } 1 Interrupt Enabled



TABLE 124: T1 BOC UNSTABLE INTERRUPT STATUS REGISTER (BOCUISR 0x0B74H)

BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0		
Reserved	Unstable	Reserved							
RUR	RUR	RUR	RUR	RUR	RUR	RUR	RUR		
0	0	0	0	0	0	0	0		

BIT 7 - Reserved

BIT 6 - Unstable SSM Message Interrupt Status

This bit will be set to '1' anytime the receive SSM message has changed from its previous value, IF the SSM e, this Read.

Oto Olice Are no broducts mentioned in this actured of the products of the product of the produc message was valid. Therefore, this interrupt is only active once the BOC has received a valid SSM message. This register is Reset Upon Read.

- } 0 No Change in SSM
- } 1 Change in SSM

BITS [5:0] - Reserved

REV. 1.0.2

TABLE 125: T1 BOC UNSTABLE INTERRUPT ENABLE REGISTER (BOCUIER 0x0B75H)

BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0		
Reserved	Unstable	Reserved							
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
0	0	0	0	0	0	0	0		

BIT 7 - Reserved

BIT 6 - Unstable SSM Message Interrupt Enable

ed

Int.

A from its pre

Thas received a v

A from the pre

The p This bit is used to enable the Unstable SSM message Interrupt. Unstable is defined as anytime the receive SSM message has changed from its previous value, IF the SSM message was valid. Therefore, this interrupt is only active once the BOC has received a valid SSM message.

} 0 - Disabled

} 1 - Interrupt Enabled

BITS [5:0] - Reserved



2.0 LINE INTERFACE UNIT (LIU SECTION) REGISTERS

TABLE 126: LIU CHANNEL CONTROL REGISTER 0 (LIUCCR0)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	QRSS_n/ PRBS_n	R/W	0	QRSS/PRBS Select Bits These bits are used to select between QRSS and PRBS. 0 = PRBS_n (2 ¹⁵ - 1) 1 = QRSS_n (2 ²⁰ - 1)
6	PRBS_Rx_n/ PRBS_Tx_n	R/W	Te no le	PRBS Receive/Transmit Select: This bit is used to select where the output of the PRBS Generator is directed if PRBS generation is enabled. 0 = Normal Operation - PRBS generator is output on TTIP and TRING if PRBS generation is enabled. 1 = PRBS Generator is output on RPOS and RCLK. Bit 6 = "0" TTIP PBRS Generator Bit 6 = "1" RPOS RPOS RNEG
5	RXON_n	R/W	0	Receiver ON: This bit permits the user to either turn on or turn off the Receive Section of XRT86VL30. If the user turns on the Receive Section, then XRT86VL30 will begin to receive the incoming data-stream via the RTIP and RRING input pins. Conversely, if the user turns off the Receive Section, then the entire Receive Section except the MCLKIN Phase Locked Loop (PLL) will be powered down. 0 = Shuts off the Receive Section of XRT86VL30. 1 = Turns on the Receive Section of XRT86VL30.

XRT86VL30

SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION



REV. 1.0.2

TABLE 126: LIU CHANNEL CONTROL REGISTER 0 (LIUCCR0) HEX ADDRESS: 0x0F00

Віт	FUNCTION	TYPE	DEFAULT	DESCRIPTION-OPERATION
4-0	EQC[4:0]	R/W	00000	Equalizer Control [4:0]:
				These bits are used to control the transmit pulse shaping, transmit line build-out (LBO) and receive sensitivity level.
				The Transmit Pulse Shape can be controlled by adjusting the Transmit Line Build-Out Settings for different cable length in T1 mode. Transmit pulse shape can also be controlled by using the Arbitrary mode, where users can specify the amplitude of the pulse shape by using the 8 Arbitrary Pulse Segments provided in the LIU registers (0x0F08-0x0F0F), where n is the channel number.
		•		The XRT86VL30 device supports both long haul and short haul applications which can also be selected using the EQC[4:0] bits.
	Q _Q	The		Table 127 .presents the corresponding Transmit Line Build Out and Receive Sensitivity settings using different combinations of these five EQC[4:0] bits.

Receive Sens. five EQC[4:0] bits.



TABLE 127: EQUALIZER CONTROL AND TRANSMIT LINE BUILD OUT

SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

EQC[4:0]	T1 MODE/RECEIVE SENSITIVITY	TRANSMIT LBO	CABLE
0x00h	T1 Long Haul/36dB	0dB	100Ω TP
0x01h	T1 Long Haul/36dB	-7.5dB	100Ω TP
0x02h	T1 Long Haul/36dB	-15dB	100Ω TP
0x03h	T1 Long Haul/36dB	-22.5dB	100Ω TP
0x04h	T1 Long Haul/45dB	0dB	100Ω TP
0x05h	T1 Long Haul/45dB	-7.5dB	100Ω TP
0x06h	T1 Long Haul/45dB	-15dB	100Ω TP
0x07h	T1 Long Haul/45dB	-22.5dB	100Ω TP
0x08h	T1 Short Haul/15dB	0 to 133 feet (0.6dB)	100Ω TP
0x09h	T1 Short Haul/15dB	133 to 266 feet (1.2dB)	100Ω TP
0x0Ah	T1 Short Haul/15dB	266 to 399 feet (1.8dB)	100Ω TP
0x0Bh	T1 Short Haul/15dB	399 to 533 feet (2.4dB)	100Ω TP
0x0Ch	T1 Short Haul/15dB	533 to 655 feet (3.0dB)	100Ω TP
0x0Dh	T1 Short Haul/15dB	Arbitrary Pulse	100Ω TP
0x0Eh	T1 Gain Mode/29dB	0 to 133 feet (0.6dB)	100Ω TP
0x0Fh	T1 Gain Mode/29dB	133 to 266 feet (1.2dB)	100Ω TP
0x10h	T1 Gain Mode/29dB	266 to 399 feet (1.8dB)	100Ω TP
0x11h	T1 Gain Mode/29dB	399 to 533 feet (2.4dB)	100Ω TP
0x12h	T1 Gain Mode/29dB	533 to 655 feet (3.0dB)	100Ω TP
0x13h	T1 Gain Mode/29dB	Arbitrary Pulse	100Ω TP
0x14h	T1 Gain Mode/29dB	OdB O	100Ω TP
0x15h	T1 Gain Mode/29dB	-7.5dB	1 00Ω TP
0x16h	T1 Gain Mode/29dB	-15dB	100Ω TP
0x17h	T1 Gain Mode/29dB	-22.5dB	100Ω TP
0x18h	E1 Long Haul/36dB	ITU G.703	75Ω Coax
0x19h	E1 Long Haul/36dB	ITU G.703	120Ω TP
0x1Ah	E1 Long Haul/45dB	ITU G.703	75Ω Coax
0x1Bh	E1 Long Haul/45dB	ITU G.703	120Ω TP
0x1Ch	E1 Short Haul/15dB	ITU G.703	75Ω Coax
0x1Dh	E1 Short Haul/15dB	ITU G.703	120Ω TP
0x1Eh	E1 Gain Mode/29dB	ITU G.703	75Ω Coax
0x1Fh	E1 Gain Mode/29dB	ITU G.703	120Ω TP

REV. 1.0.2

TABLE 128: LIU CHANNEL CONTROL REGISTER 1 (LIUCCR1)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	RXTSEL_n	R/W	0	Receiver Termination Select:
				Upon power up, the receivers are in "High" impedance. The receive termination can be selected by setting this bit according to the following table:
				RXTSEL RX Termination
				0 "High" Impedance
				1 Internal
6	TXTSEL_n 🕜	R/W	0	Transmit Termination Select:
	- 49/	Sho	TO CHICK	This bit is used to select between internal termination or "High" impedance modes for the T1 transmitter according to the following table:
		3	Or Ch	TXTSEL TX Termination
		ano.	· On	0 "High" Impedance
			3 1	1 Internal
5-4				impedance when the LIU block is configured in Internal Termination Mode. In internal termination mode, (i.e., TXTSEL = "1" and RXTSEL = "1"), internal transmit and receive termination can be selected according to the following table:
3	RxJASEL_n	R/W	0	Receive Jitter Attenuator Enable This bit permits the user to enable or disable the Jitter Attenuator in the Receive Path within the XRT86VL30 device. 0 = Disables the Jitter Attenuator to operate in the Receive Path within the Receive T1 LIU Block. 1 = Enables the Jitter Attenuator to operate in the Receive Path within the Receive T1 LIU Block.



SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

TABLE 128: LIU CHANNEL CONTROL REGISTER 1 (LIUCCR1)

Віт	Function	Түре	DEFAULT		DE	SCRIPTION-O	PERATION	
2	TxJASEL_n	R/W	0	the Transmit 0 = Disables within the Tra	nits the user Path within the Jitter Att ansmit T1 LI the Jitter Att	to enable or the XRT86VI tenuator to o U Block. enuator to op	L30 device. perate in the	itter Attenuator ir Transmit Path Transmit Path
1	JABW_n	R/W	0	In T1 mode, bit has no eff D0 of this req the table belo	the Jitter Att fect on the J gister) will be	enuator Band itter Attenuat	dwidth is alwa or Bandwidth	ays 3Hz, and this n. The FIFOS (bit size, according to
	A Paris	Pro		Mode	JABW bit D1	FIFOS_n bit D0	JA B-W Hz	FIFO Size
	Ö	20	(L)	T1	0	0	3	32
		(Ox	Ch	T1	0	1	3	64
	8	200	20,	T1	1	0	3	32
		1	0	O T1	1	1	3	64
		Ó	40/	GE1	0	0	10	32
		•	20	E1	0	1	10	64
			N/A	9 ₅₁	S) 1	0	1.5	64
			-0	E1	75	1	1.5	64
				Or of	n n	•		
0	FIFOS_n	R/W	0	FIFO Size S	elect: See ta	able of bit D1	above for th	e function of this
					(OBS)	able of bit D1	this	





Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION									
7	INVQRSS_n	R/W	0	This becoming the configure of the configuration of the configure of the configure of the configure of the configuration of the configure of the configuration of the configure of the configuration o	t QRSS Patte bit inverts the gured to transi he LIU will NO he LIU will inv	output PRBS/ mit a PRBS/Q DT invert the o	RSS pattern. output PRBS/0		(is				
6-4	TXTEST[2:0]	R/W	Transmit Test Pattern [2:0]: These bits are used to configure the Transmit T1 LIU E erate and transmit test patterns according to the follow Use of these bits automatically places the LIU section mode. When this happens, the Framer section must be Single Rail mode in Reg 0x0101.						e. e Rail				
	49/	5 %) _A		TXTEST2	TXTEST1	TXTEST0	Test Pattern					
	1	S	TOOLICE O		0	Х	Х	No Pattern					
		0		SH CH			o Cx		1	0	0	TDQRSS	
		9			6.	1	0	1	TAOS				
		10			1	1	0	TLUC					
		•	20, 1		0	1	1	TLDC					
			70	TDQF ORSS no mo TAOS Wher mit T Trans minal TLUC The T Loop- ber n. Wher will ig Back order when TLDC The T	Fransmit Notes the remote test that a content of the content of th	2 ²⁰ -1 pseudo- ponsecutive zer II Ones): Implements to the decrease of the control of the contr	his configurate lata that it is a left as the upstrate and transmit line for the semi being transmit Code detection NLCDE0 ="1" Digital Loopinds to the Loopown Code) enerate and transmit line for the semi line	ion setting, the Taccepting from the ceam system-side the All Ones Pates ansmit the Network the All Channel received channel received the XRT86 and Remote Lector of register 0x0F0 Back automatica p-Back request.	Frans- ne le ter- ttern. vork num- VL30 oop- 03) in ally				



SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

TABLE 129: LIU CHANNEL CONTROL REGISTER 2 (LIUCCR2)

Віт	Function	Түре	DEFAULT			DESCR	RIPTION-OPE	RATION	
3	TXON_n	R/W	0	Transmitter ON: This bit permits the user to either turn on or turn off the Transmit Driver of XRT86VL30. If the user turns on the Transmit Driver, then XRT86VL30 will begin to transmit T1 data (on the line) via the TTIF and TRING output pins. Conversely, if the user turns off the Transmit Driver, then the TTIP and TRING output pins will be tri-stated. 0 = Shuts off the Transmit Driver associated with the XRT86VL30 device and tri-states the TTIP and TRING output pins. 1 = Turns on the Transmit Driver associated with the XRT86VL30 device. Note: If the user wishes to exercise software control over the state					then TTIP TIP L30 L30
	O'Ala	Dro		NOTE	of the	Transmit D	river of the	the XRT86VL30, then e TxON pin to a logic "l	it is
2-0	LOOP2_n	R/W	Loop-Back control [2:0]: These bits control the Loop-Back Modes of the LIU section, accoing to the table below.						ccord-
		0	0	On	LOOP2	LOOP1	LOOP0	Loop-Back Mode	
		G	40/		% 0	Х	Х	No Loop-Back	
			70.	20	Ox	0	0	Dual Loop-Back	
			6	96	199	0	1	Analog Loop-Back	
				0.	C.	?Q1	0	Remote Loop-Back	
					7 1 ?c	1//	1	Digital Loop-Back	
		1			ed (Manus OBS)	ed in a clure	This or	





Віт	Function	Түре	DEFAULT		DESCRIPTION-OPERATION
7-6	NLCDE[1:0]	R/W	00	These bits are use	ode Detection Enable [1:0]: ed to control the Loop-Code detection on the ording to the table below. This part must be in Sindetect
				NLCDE[1:0]	NETWORK LOOP CODE DETECTION ENABLE
				00	Disables Loop Code Detection
		x		01	Enables Loop-Up Code Detection on the Receive Path.
	0/3	he		10	Enables Loop-Down Code Detection on the Receive Path.
		She	Oduci	11	Enables Automatic Loop-Up Code Detection on the Receive Path and Remote Loop-Back Activation upon detecting Loop-Up Code.
			roduct nay no	0x0F05) is set to register 0x0F04), a Loop-Down Code The XRT86VL30 i Loop-Down code I pattern). When the more than 5 secon 0x0F05) is set to register 0x0F04), a	s configured to monitor the receive data for the ttern (i.e. a string of four '0's followed by one '1' e presence of the "00001" pattern is detected for nds, the status of the NLCD bit (bit 3 of register 1" and if the NLCD interrupt is enabled (bit 3 of an interrupt will be generated. • Detection Enable: s configured to monitor the receive data for the Pattern (i.e. a string of two '0's followed by one '1' e presence of the "001" pattern is detected for nds, the status of the NLCD bit (bit 3 of register 1" and if the NLCD interrupt is enabled (bit 3 of an interrupt will be generated.
				Automatic Loop- Activation Enable	Up Code Detection and Remote Loop Back e:
				When this mode is ter 0x0F05) is reserved to the receive date detected for longe ter 0x0F05) is set fremote loop-back grammed to monit NLCD bit stays secode.	s enabled, the state of the NLCD bit (bit 3 of register to "0" and the XRT86VL30 is configured to monta for the Loop-Up code. If the "00001" pattern is r than 5 seconds, then the NLCD bit (bit 3 of regist", and Remote Loop-Back is activated. Once the is activated, the XRT86VL30 is automatically protor the receive data for the Loop-Down code. The it even after the chip stops receiving the Loop-Up
				XRT86VL30 receiv	-Back condition is removed only when the ves the Loop-Down code for more than 5 seconds Loop-Code detection mode is terminated.
5-2	Reserved	R/W	0	This Bit Is Not Use	ed





SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

REV. 1.0.2

TABLE 130: LIU CHANNEL CONTROL REGISTER 3 (LIUCCR3)

Віт	Function	TYPE	DEFAULT	Description-Operation
1	INSBER_n	R/W	0	Insert Bit Error: This bit is used to insert a single bit error on the transmitter of the T1 LIU Block. When the T1 LIU Block is configured to transmit and detect the QRSS pattern, (i.e., TxTEST[2:0] bits set to 'b100'), a "0" to "1" transition of this bit will insert a bit error in the transmitted QRSS pattern of the selected channel number n. The state of this bit is sampled on the rising edge of the respective TCLK_n. Note: To ensure the insertion of bit error, a "0" should be written in this bit location before writing a "1".
0	Reserved	R/W	0	This Bit Is Not Used
		heer of ma	Proposition of the proposition o	This Bit Is Not Used This bit Is Not Used



REV. 1.0.2

TABLE 131: LIU CHANNEL CONTROL INTERRUPT ENABLE REGISTER (LIUCCIER)

Віт	Function	Түре	DEFAULT	Description-Operation
7	Reserved	RO	0	This Bit Is Not Used
6	DMOIE_n	R/W	0	Change of Transmit DMO (Drive Monitor Output) Condition Interrupt Enable:
				This bit permits the user to either enable or disable the "Change of Transmit DMO Condition" Interrupt. If the user enables this interrupt, then the XRT86VL30 device will generate an interrupt any time when either one of the following events occur.
		X		1. Whenever the Transmit Section toggles the DMO Status bit (Bit 6 or Register 0x0F05) to "1".
	Ç	%. <i>'</i>	9	2. Whenever the Transmit Section toggles the DMO Status bit (Bit 6 or Register 0x0F05) to "0".
		R/W	500%	0 – Disables the "Change in the DMO Condition" Interrupt.1 – Enables the "Change in the DMO Condition" Interrupt.
5	FLSIE_n	R/W	600	FIFO Limit Status Interrupt Enable:
		9)	0	This bit permits the user to either enable or disable the "FIFO Limit Status" Interrupt. If the user enables this interrupt, then the XRT86VL30
			d by dre	device will generate an interrupt when the jitter attenuator Read/Write
			70,	FIFO pointers are within +/- 3 bits. 0 = Disables the "FIFO Limit Status" Interrupt
				1 = Enables the "FIFO Limit Status" Interrupt
4	Reserved	-	-	This bit is not used.
3	NLCDIE_n	R/W	0	Change in Network Loop Code Detection Interrupt Enable:
				This bit permits the user to either enable or disable the "Change in Network Loop-Code Detection" Interrupt. If the user enables this interrupt, then the XRT86VL30 device will generate an interrupt any time when either one of the following events occur.
				 Whenever the Receive Section (within XRT86VL30) detects the Network Loop-Code (Loop-Up or Loop-Down depending on which Loop-Code the Receive LIU is configured to detect).
				 Whenever the Receive Section (within XRT86VL30) no longer detects the Network Loop-Code (Loop-Up or Loop-Down depending on which Loop-Code the Receive LIU is configured to detect).
				0 – Disables the "Change in Network Loop-Code Detection" Interrupt.
				1 – Enables the "Change in Network Loop-Code Detection" Interrupt.
2	Reserved	-	-	This bit is not used

SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION



TABLE 131: LIU CHANNEL CONTROL INTERRUPT ENABLE REGISTER (LIUCCIER)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
1	RLOSIE_n	R/W	0	Change of the Receive LOS (Loss of Signal) Defect Condition Interrupt Enable:
				This bit permits the user to either enable or disable the "Change of the Receive LOS Defect Condition" Interrupt. If the user enables this interrupt, then the XRT86VL30 device will generate an interrupt any time when either one of the following events occur.
				Whenever the Receive Section (within XRT86VL30) declares the LOS Defect Condition.
				Whenever the Receive Section (within XRT86VL30) clears the LOS Defect condition.
		x		0 – Disables the "Change in the LOS Defect Condition" Interrupt.
	0	13		1 – Enables the "Change in the LOS Defect Condition" Interrupt.
0	QRPDIE_n	R/W	0	Change in QRSS Pattern Detection Interrupt Enable:
	- '-	She	OCHUCK	This bit permits the user to either enable or disable the "Change in QRSS Pattern Detection" Interrupt. If the user enables this interrupt, then the XRT86VL30 device will generate an interrupt any time when either one of the following events occur.
		and	946	1. Whenever the Receive Section (within XRT86VL30) detects the QRSS Pattern.
			20, 20	Whenever the Receive Section (within XRT86VL30) no longer detects the QRSS Pattern.
			100	0 – Disables the "Change in QRSS Pattern Detection" Interrupt. 1 – Enables the "Change in QRSS Pattern Detection" Interrupt.
				The Enables the Change in QNSS Pattern Detection Interrupt.

Note: Register 0x0F04, 0x0F05 and 0x0F06 only work if the LIU is placed in Single Rail mode. If done so, the Framer block must also be placed in Single Rail mode in Register 0x0101.



REV. 1.0.2

TABLE 132: LIU CHANNEL CONTROL STATUS REGISTER (LIUCCSR)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	Reserved	RO	0	
6	DMO_n	RO RO	Toduct of the to	Driver Monitor Output (DMO) Status: This READ-ONLY bit indicates whether or not the Transmit Section is currently declaring the DMO Alarm condition. The Transmit Section will check the Transmit Output T1 Line signal for bipolar pulses via the TTIP and TRING output signals. If the Transmit Section were to detect no bipolar signal for 128 consecutive bit-periods, then it will declare the Transmit DMO Alarm condition. This particular alarm can be used to check for fault conditions on the Transmit Output Line Signal path. The Transmit Section will clear the Transmit DMO Alarm condition the instant that it detects some bipolar activity on the Transmit Output Line signal. 0 = Indicates that the Transmit Section of XRT86VL30 is NOT currently declaring the Transmit DMO Alarm condition. 1 = Indicates that the Transmit Section of XRT86VL30 is currently declaring the Transmit DMO Alarm condition. NOTE: If the DMO interrupt is enabled (DMOIE - bit D6 of register 0x0F04), any transition on this bit will generate an Interrupt.
5	FLS_n	RO	36,700	FIFO Limit Status: This READ-ONLY bit indicates whether or not the XRT86VL30 is currently declaring the FIFO Limit Status. This bit is set to a "1" to indicate that the jitter attenuator Read/Write FIFO pointers are within +/- 3 bits. 0 = Indicates that the XRT86VL30 is NOT currently declaring the FIFO Limit Status. 1 = Indicates that the XRT86VL30 is currently declaring the FIFO Limit Status. NOTE: If the FIFO Limit Status Interrupt is enabled, (FLSIE bit - bit D5 of register 0x0F04), any transition on this bit will generate an Interrupt.
4	Reserved	-	0	This Bit Is Not Used



SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

TABLE 132: LIU CHANNEL CONTROL STATUS REGISTER (LIUCCSR)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
3	NLCD_n	RO	0	Network Loop-Code Detection Status Bit: This bit operates differently in the Manual or the Automatic Network Loop-Code detection modes. Manual Loop-Up Code detection mode (.i.e If NLCDE1 = "0" and NLCDE0 = "1"), this bit gets set to "1" as soon as the Loop-Up Code ("00001") is detected in the receive data for longer than 5 seconds. This bit stays high as long as the Receive T1 LIU Block detects the presence of the Loop-Up code in the receive data and it is reset to
2	Reserved	-	0	This Bit Is Not Used
1	RLOS_n	RO	0	Receive Loss of Signal Defect Condition Status: This READ-ONLY bit indicates whether or not the Receive LIU Block is currently declaring the LOS defect condition. 0 = Indicates that the Receive Section is NOT currently declaring the LOS Defect Condition. 1 = Indicates that the Receive Section is currently declaring the LOS Defect condition. Note: If the RLOSIE bit (bit D1 of Register 0x0F04) is enabled, any transition on this bit will generate an Interrupt.

XRT86VL30





HEX ADDRESS: 0x0F05

REV. 1.0.2

TABLE 132: LIU CHANNEL CONTROL STATUS REGISTER (LIUCCSR)

Віт	Function	Түре	DEFAULT	Description-Operation
0	QRPD_n	RO	0	Quasi-random Pattern Detection Status: This READ-ONLY bit indicates whether or not the Receive LIU Block is currently declaring the QRSS Pattern LOCK status. 0 = Indicates that the XRT86VL30 is NOT currently declaring the QRSS Pattern LOCK. 1 = Indicates that the XRT86VL30 is currently declaring the QRSS Pattern LOCK. Note: If the QRPDIE bit (bit D0 of register 0x0F04) is enabled, any transition on this bit will generate an Interrupt.
Note:	Register 0x0F04, 0x0F0 block must also be place	5 and 0x and in Sing	OF06 only vogle Rail mod	transition on this bit will generate an Interrupt. work if the LIU is placed in Single Rail mode. If done so, the Framer le in Register 0x0101.



TABLE 133: LIU CHANNEL CONTROL INTERRUPT STATUS REGISTER (LIUCCISR)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	Reserved	RO	0	
6	DMOIS_n	RUR/ WC	O VICE (O)	Change of Transmit DMO (Drive Monitor Output) Condition Interrupt Status: This RESET-upon-READ bit indicates whether or not the "Change of the Transmit DMO Condition" Interrupt has occurred since the last read of this register. 0 = Indicates that the "Change of the Transmit DMO Condition" Interrupt has NOT occurred since the last read of this register. 1 = Indicates that the "Change of the Transmit DMO Condition" Interrupt has occurred since the last read of this register. This bit is set to a "1" every time when DMO_n status bit (bit 6 of Register 0x0F05) has changed since the last read of this register. Note: Users can determine the current state of the "Transmit DMO Condition" by reading out the content of bit 6 within Register 0x0F05
5	FLSIS_n	RUR/ WC	norb	FIFO Limit Interrupt Status: This RESET-upon-READ bit indicates whether or not the "FIFO Limit" Interrupt has occurred since the last read of this register. 0 = Indicates that the "FIFO Limit Status" Interrupt has NOT occurred since the last read of this register. 1 = Indicates that the "FIFO Limit Status" Interrupt has occurred since the last read of this register. This bit is set to a "1" every time when FIFO Limit Status bit (bit 5 of Register 0x0F05) has changed since the last read of this register. Note: Users can determine the current state of the "FIFO Limit" by reading out the content of bit 5 within Register 0x0F05
4	Reserved	-	-	This bit is not used
3	NLCDIS_n	RUR/ WC	0	Change in Network Loop-Code Detection Interrupt Status: This RESET-upon-READ bit indicates whether or not the "Change in Network Loop-Code Detection" Interrupt has occurred since the last read of this register. 0 = Indicates that the "Change in Network Loop-Code Detection" Interrupt has NOT occurred since the last read of this register. 1 = Indicates that the "Change in Network Loop-Code Detection" Interrupt has occurred since the last read of this register. This bit is set to a "1" every time when NLCD status bit (bit 3 of Register 0x0F05) has changed since the last read of this register. Note: Users can determine the current state of the "Network Loop-Code Detection" by reading out the content of bit 3 within Register 0x0F05
2	Reserved	-	-	This bit is not used





REV. 1.0.2

TABLE 133: LIU CHANNEL CONTROL INTERRUPT STATUS REGISTER (LIUCCISR)

Віт	Function	Түре	DEFAULT	Description-Operation
1	RLOSIS_n	RUR/ WC	0	Change of Receive LOS (Loss of Signal) Defect Condition Interrupt Status: This RESET-upon-READ bit indicates whether or not the "Change of the Receive LOS Defect Condition" Interrupt has occurred since the last read of this register. 0 = Indicates that the "Change of the Receive LOS Defect Condition" Interrupt has NOT occurred since the last read of this register. 1 - Indicates that the "Change of the Receive LOS Defect Condition" Interrupt has occurred since the last read of this register. Note: The user can determine the current state of the "Receive LOS Defect condition" by reading out the contents of Bit 1 (Receive LOS Defect Condition Status) within Register 0x0F05.
0	QRPDIS_n	RURY	toduct nay no	Change in Quasi-Random Pattern Detection Interrupt Status: This RESET-upon-READ bit indicates whether or not the "Change in QRSS Pattern Detection" Interrupt has occurred since the last read of this register. 0 = Indicates that the "Change in QRSS Pattern Detection" Interrupt has NOT occurred since the last read of this register. 1 = Indicates that the "Change in QRSS Pattern Detection" Interrupt has occurred since the last read of this register. This bit is set to a "1" every time when QRPD status bit (bit 0 of Register 0x0F05) has changed since the last read of this register. NOTE: Users can determine the current state of the "QRSS Pattern Detection" by reading out the content of bit 0 within Register 0x0F05
NOTE:	Register 0x0F04, 0x0F0 block must also be place	5 and 0x ed in Sing	0F06 only v gle Rail mod	ister 0x0F05) has changed since the last read of this register. NOTE: Users can determine the current state of the "QRSS Pattern Detection" by reading out the content of bit 0 within Register 0x0F05 over if the LIU is placed in Single Rail mode. If done so, the Framer le in Register 0x0101.

HEX ADDRESS: 0x0F08



TABLE 134: LIU CHANNEL CONTROL CABLE LOSS REGISTER (LIUCCCCR)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	Reserved	RO	0	
6	Reserved	RO	0	
5-0	CLOS[5:0]	RO	0	Cable Loss [5:0]: These bits represent the six bit receive selective equalizer setting which is also a binary word that represents the cable attenuation indication within ±1dB.
	dala A	Op.		CLOS5_n is the most significant bit (MSB) and CLOS0_n is the least significant bit (LSB). Note: In RxSYNC (Sect 13) mode, ExLOS must be configured (this will set the DLOS to 4,096 bits which does not meet G.775). However, the CLOS bits can be used to meet the DLOS requirements of C.775 with a simple software procedure. To
	9	heer of	YUCZ (O)	requirements of G.775 with a simple software procedure. To meet G.775, simply choose a desired value of attenuation (For example: 12dB) to monitor in this register for RLOS within a time period of 175 Clock Cycles +/-75. The internal RLOS alarm should be masked unless ExLOS is being used. For more details, please contact the factory.

TABLE 135: LIU CHANNEL CONTROL ARBITRARY REGISTER 1 (LIUCCAR1)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	Reserved	R/W	0	to the tree
6-0	Arb_Seg1	R/W	0	Arbitrary Transmit Pulse Shape, Segment 1: These seven bits form the first of the eight segments of the transmit shape pulse when the XRT86VL30 is configured in "Arbitrary Mode". These seven bits represent the amplitude of the nth channel's arbitrary pulse in signed magnitude format with Bit 6 as the sign bit and Bit 0 as the least significant bit (LSB). Note: Arbitrary mode is enabled by writing to the EQC[4:0] bits in register 0x0F00.

TABLE 136: LIU CHANNEL CONTROL ARBITRARY REGISTER 2 (LIUCCAR2) HEX ADDRESS: 0x0F09

Віт	Function	Түре	DEFAULT	Description-Operation
7	Reserved	R/W	0	
6-0	Arb_Seg2	R/W	0	Arbitrary Transmit Pulse Shape, Segment 2 These seven bits form the second of the eight segments of the transmit shape pulse when the XRT86VL30 is configured in "Arbitrary Mode". These seven bits represent the amplitude of the nth channel's arbitrary pulse in signed magnitude format with Bit 6 as the sign bit and Bit 0 as the least significant bit (LSB). Note: Arbitrary mode is enabled by writing to the EQC[4:0] bits in register 0x0F00.





HEX ADDRESS: 0x0F0B

HEX ADDRESS: 0x0F0C

RFV 102

TABLE 137: LIU CHANNEL CONTROL ARBITRARY REGISTER 3 (LIUCCAR3)

Віт	FUNCTION	Түре	DEFAULT	Description-Operation
7	Reserved	R/W	0	
6-0	Arb_seg3	R/W	0	Arbitrary Transmit Pulse Shape, Segment 3
				These seven bits form the third of the eight segments of the transmit shape pulse when the XRT86VL30 is configured in "Arbitrary Mode".
				These seven bits represent the amplitude of the nth channel's arbitrary pulse in signed magnitude format with Bit 6 as the sign bit and Bit 0 as the least significant bit (LSB).
				Note: Arbitrary mode is enabled by writing to the EQC[4:0] bits in register 0x0F00.

TABLE 138: LIU CHANNEL CONTROL ARBITRARY REGISTER 4 (LIUCCAR4)

Віт	Function %	TYPE	DEFAULT	Description-Operation
7	Reserved	R/W	0	
6-0	Arb_seg4	R/W	of aren	Arbitrary Transmit Pulse Shape, Segment 4 These seven bits form the forth of the eight segments of the transmit shape pulse when the XRT86VL30 is configured in "Arbitrary Mode". These seven bits represent the amplitude of the nth channel's arbitrary pulse in signed magnitude format with Bit 6 as the sign bit and Bit 0 as the least significant bit (LSB). Arbitrary mode is enabled by writing to the EQC[4:0] bits in register 0x0F00.

TABLE 139: LIU CHANNEL CONTROL ARBITRARY REGISTER 5 (LIUCCAR5)

Віт	Function	Түре	DEFAULT	Description-Operation
7	Reserved	R/W	0	Cro on on
6-0	Arb_seg5	R/W	0	Arbitrary Transmit Pulse Shape, Segment 5 These seven bits form the fifth of the eight segments of the transmit shape pulse when the XRT86VL30 is configured in "Arbitrary Mode". These seven bits represent the amplitude of the nth channel's arbitrary pulse in signed magnitude format with Bit 6 as the sign bit and Bit 0 as the least significant bit (LSB). Arbitrary mode is enabled by writing to the EQC[4:0] bits in register 0x0F00.

HEX ADDRESS: 0x0F0E

HEX ADDRESS: 0x0F0F



TABLE 140: LIU CHANNEL CONTROL ARBITRARY REGISTER 6 (LIUCCAR6)

Віт	Function	Түре	DEFAULT	Description-Operation
7	Reserved	R/W	0	
6-0	Arb_seg6	R/W	0	Arbitrary Transmit Pulse Shape, Segment 6
				These seven bits form the sixth of the eight segments of the transmit shape pulse when the XRT86VL30 is configured in "Arbitrary Mode".
				These seven bits represent the amplitude of the nth channel's arbitrary pulse in signed magnitude format with Bit 6 as the sign bit and Bit 0 as the least significant bit (LSB).
	>			Arbitrary mode is enabled by writing to the EQC[4:0] bits in register 0x0F00.

TABLE 141: LIU CHANNEL CONTROL ARBITRARY REGISTER 7 (LIUCCAR7)

Віт	Function	TYPE	DEFAULT	Description-Operation
7	Reserved	R/W	0	
6	Arb_seg7	R/W	re no le	Arbitrary Transmit Pulse Shape, Segment 7 These seven bits form the seventh of the eight segments of the transmit shape pulse when the XRT86VL30 is configured in "Arbitrary Mode". These seven bits represent the amplitude of the nth channel's arbitrary pulse in signed magnitude format with Bit 6 as the sign bit and Bit 0 as the least significant bit (LSB). Arbitrary mode is enabled by writing to the EQC[4:0] bits in register 0x0F00.

TABLE 142: LIU CHANNEL CONTROL ARBITRARY REGISTER 8 (LIUCCAR8)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	Reserved	R/W	0	On Up in
6	Arb_seg8	R/W	0	Arbitrary Transmit Pulse Shape, Segment 8 These seven bits form the eight of the eight segments of the transmit shape pulse when the XRT86VL30 is configured in "Arbitrary Mode".
				These seven bits represent the amplitude of the nth channel's arbitrary pulse in signed magnitude format with Bit 6 as the sign bit and Bit 0 as the least significant bit (LSB). Arbitrary mode is enabled by writing to the EQC[4:0] bits in register 0x0F00.

REV. 1.0.2

TABLE 143: LIU GLOBAL CONTROL REGISTER 0 (LIUGCR0)

Віт	Function	Түре	DEFAULT	Description-Operation
7	SR	R/W	0	Single Rail mode This bit must set to "1" for Single Rail mode to use LIU diagnotic features. The Framer section must be programmed as well in Register 0x0101. 0 - Dual Rail 1 - Single Rail
6	ATAOS %	R/W	o oduci	Automatic Transmit All Ones Upon RLOS: This bit enables automatic transmission of All Ones Pattern upon detecting the Receive Loss of Signal (RLOS) condition. Once this bit is enabled, the Transmit T1 Framer Block will automatically transmit an All "Ones" data to the line for the channel that detects an RLOS condition. 0 = Disables the "Automatic Transmit All Ones" feature upon detecting RLOS 1 = Enables the "Automatic Transmit All Ones" feature upon detecting RLOS
5	RCLKE	R/W	79/	Receive Clock Data (Framer Bypass mode) 0 = RPOS/RNEG data is updated on the rising edge of RCLK 1 = RPOS/RNEG data is updated on the falling edge of RCLK
4	TCLKE	R/W	0	Transmit Clock Data (Framer Bypass mode) 0 = TPOS/TNEG data is sampled on the falling edge of TCLK 1 = TPOS/TNEG data is sampled on the rising edge of TCLK
3	DATAP	R/W	0	Data Polarity 0 = Transmit input and receive output data is active "High" 1 = Transmit input and receive output data is active "Low"
2	Reserved			This Bit Is Not Used
				This Bit is Not Used

SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

TABLE 143: LIU GLOBAL CONTROL REGISTER 0 (LIUGCR0)

Віт	Function	TYPE	DEFAULT	Description-Operation
1	GIE	R/W	0	Global Interrupt Enable: This bit allows users to enable or disable the global interrupt generation for all channels within the E1 LIU Block. Once this global interrupt is disabled, no interrupt will be generated to the Microprocessor Interrupt Pin even when the individual "source" interrupt status bit pulses 'high'. If this global interrupt is enabled, users still need to enable the individual "source" interrupt in order for the E1 LIU Block to generate an interrupt to the Microprocessor pin. 0 - Disables the global interrupt generation for all channels within the E1 LIU Block. 1 - Enables the global interrupt generation for all channels within the E1 LIU Block.
0	SRESET	R/WO	Pro no l	Software Reset μP Registers: This bit allows users to reset the XRT86VL30 device. Writing a "1" to this bit and keeping it at '1' for longer than 10μs initiates a device reset through the microprocessor interface. Once the XRT86VL30 is reset, all internal circuits are placed in the reset state except the microprocessor register bits. 0 = Disables software reset to the XRT86VL30 device. 1 = Enables software reset to the XRT86VL30 device.
			Orb	reset, all internal circuits are placed in the reset state except the microprocessor register bits. 0 = Disables software reset to the XRT86VL30 device. 1 = Enables software reset to the XRT86VL30 device.

REV. 1.0.2

TABLE 144: LIU GLOBAL CONTROL REGISTER 1 (LIUGCR1)

Віт	Function	Түре	DEFAULT	Description-Operation			
7	TxSYNC(Sect 13)	R/W	0	G.703 Section 13 Transmit Pulse When this bit is set to '1', the LIU transmitter will send a T1 synchrnonous waveform as described in Section 13 of ITU-T G.703, except with frequency equal to 1.544MHz. This register bit takes priority over every other LIU setting on the transmit path. 0 = T1 pulse specified in EQC bits 1 = Section 13 Synchronous Pulse at 1.544MHz			
6	RxSYNC(Sect 13)	R/W The She and	o toduct	G.703 Section 13 Receiver When this bit is set to '1', the CDR block of the receiver is configured to accept a waveform as described in Section 13 of ITU-T G.703 except with frequency equal to 1.544MHz. 0 = Normal T1 (Equalizer Bit Settings - EQU[4:0]) 1 = Section 13 Synchronous Pulse at 1.544MHz Note: 1. For the RxSync(Sect 13) mode, bit 1 in this register (0xFE1) must be set to '1' to enable ExLOS. This only applies to the receiver. Note: 2. If RLOS is required to meet G.775 in this mode (and not ExLOS), then the CLOS[5:0] bits in Register 0x0F07 can be used. See Register 0x0F07 for more details.			
5-4	Gauge [1:0]	R/W	00/10	Wire Gauge Selector [1:0]: This bit together with Guage0 bit (bit 4 within this register) are used to select the wire gauge size as shown in the table below. GAUGE1 GAUGE0 Wire Size 0 0 22 and 24 Gauge 1 0 24 Gauge 1 1 26 Gauge			
3	Reserved			This bit is not used			
2	RXMUTE	R/W	0	Receive Output Mute: This bit permits the user to configure the Receive T1 Block to automatically pull its Recovered Data Output pins to GND anytime (and for the duration that) the Receive T1 LIU Block declares the LOS defect condition. In other words, if this feature is enabled, the Receive T1 LIU Block will automatically "mute" the Recovered data that is being routed to the Receive T1 Framer block anytime (and for the duration that) the Receive T1 LIU Block declares the LOS defect condition. 0 – Disables the "Muting upon LOS" feature. 1 – Enables the "Muting upon LOS" feature. Note: The receive clock is not muted when this feature is enabled.			



TABLE 144: LIU GLOBAL CONTROL REGISTER 1 (LIUGCR1)

HEX ADDRESS: 0x0FE1

HEX ADDRESS: 0x0FE2

Віт	Function	Түре	DEFAULT	Description-Operation
1	EXLOS			Extended LOS Enable: This bit allows users to extend the number of zeros at the receive input before RLOS is declared. When Extended LOS is enabled, the Receive T1 LIU Block will declare RLOS condition when it receives 4096 number of consecutive zeros at the receive input. When Extended LOS is disabled, the Receive T1 LIU Block will declare RLOS condition when it receives 175 number of consecutive zeros at the receive input. 0 = Disables the Extended LOS Feature. 1 = Enables the Extended LOS Feature.
0	ICT COLOS	R/W	O VUCE (O)	In-Circuit-Testing Enable: This bit allows users to tristate the output pins of all channels for incircuit testing purposes. When In-Circuit-Testing is enabled, all output pins of the XRT86VL30 are "Tri-stated". When In-Circuit-Testing is disabled, all output pins will resume to normal condition. 0 = Disables the In-Circuit-Testing Feature. 1 = Enables the In-Circuit-Testing Feature.

TABLE 145: LIU GLOBAL CONTROL REGISTER 2 (LIUGCR2)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	Force to "0"	R/W	0	Set to "0"
6-0	Reserved	R/W	0	These Bits Are Not Used
				OBS) FACTURED



REV. 1.0.2

TABLE 146: LIU GLOBAL CONTROL REGISTER 3 (LIUGCR3)

Function	Түре	DEFAULT		DESCRIPTION-OPERATION
Reserved	R/W	0	These Bits are Not Used.	
MCLKn[1:0]	R/W	00	Master T1 Output Clock Reference [1:0] These two bits allow users to select the programmable output cloc rates for the MCLKnOUT pin, according to the table below.	
			MCLKnT1[1:0]	CLOCK RATE OF THE T1MCLKNOUT OUTPUT PIN
	λ.		00	1.544MHz
0/2	100		01	3.088MHz
9	5 %		10	6.176MHz
	SY	dia	11	12.352MHz
Reserved	R/W	-0	These Bits are Not	Used.
		200	be ordered	mentioned in this
	Reserved MCLKn[1:0]	Reserved R/W MCLKn[1:0] R/W	Reserved R/W 0 MCLKn[1:0] R/W 00	Reserved R/W 0 These Bits are Not MCLKn[1:0] R/W 00 Master T1 Output These two bits allorates for the MCLK MCLKnT1[1:0] 00 01 10 11





SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

TABLE 147: LIU GLOBAL CONTROL REGISTER 4 (LIUGCR4)

HEX ADDRESS: 0x0FE9

Віт	Function	Түре	DEFAULT		DESCRIPTION-OPERATION
7-4	Reserved	R/W	0		
3-0	CLKSEL[3:0]	R/W	0001		w users to select the programmable input clock IN input pin, according to the table below.
				CLKSEL[3:0]	CLOCK RATE OF THE MCLKIN INPUT PIN
				0000	2.048MHz
	>			0001	1.544MHz
	9/3	0		0010 - 0111	Reserved
	4	Pro		1000	4.096MHz
	O'ATAS.	70	Yes .	1001	3.088MHz
	۵	Ox	Cx	1010	8.192MHz
	4	Pors	10/	1011	6.176MHz
		n.	10	1100	16.384MHz
		9	L 1	1101	12.352MH
			0,	1110	2.048MHz
			0	1111	1.544MHz
				Note: User must p	2.048MHz 1.544MHz provide any one of the above clock frequencies to N input pin for the device to be functional.



REV. 1.0.2

TABLE 148: LIU GLOBAL CONTROL REGISTER 5 (LIUGCR5)

Віт	Function	Түре	DEFAULT	Description-Operation
7-1	Reserved	-	0	These bits are reserved
0	GCHIS0	RUR/ WC	0	Global Channel 0 Interrupt Status Indicator This Reset-Upon-Read bit field indicates whether or not an interrupt has occurred on Channel 0 within the XRT86VL30 device since the last read of this register.
				0 = Indicates that No interrupt has occurred on Channel 0 within the XRT86VL30 device since the last read of this register.
				1 = Indicates that an interrupt has occurred on Channel 0 within the XRT86VL30 device since the last read of this register.


data she product (or products) mentioned in this actured



ORDERING INFORMATION


PRODUCT NUMBER	PACKAGE	OPERATING TEMPERATURE RANGE
XRT86VL30IV-F	128 Pln LQFP (14x20x1.4mm)	-40°C to +85°C
XRT86VL30IV80-F	80 Pin LQFP (12x12x1.4mm)	-40°C to +85°C

PACKAGE DIMENSIONS FOR 128 LQFP



REV. 1.0.2

PACKAGE DIMENSIONS FOR 80 LQFP





SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

REV. 1.0.2

REVISION HISTORY

REVISION #	DATE	DESCRIPTION
1.0.0	May 30, 2008	Initial release of the XRT86VL30 datasheet.
1.0.1	Dec 18, 2009	Clarified the RxSYNC (Sect 13) operation for the RLOS feature and added Register 0x0102 for the GPIO Control.
1.0.2	April 6, 2021	Updated the part numbers in the Ordering Information tables.

contained in this pu'
no responsibility
and makes r
here in r
form

EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability, EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained here in are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances.

Copyright 2021 EXAR Corporation

Datasheet April 6, 2021.

Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.