

Low Power Microprocessor Supervisory with Battery Switch-Over

- Precision 4.65V Voltage Monitoring
- 200ms Power-OK/Reset Time Delay
- Independent Watchdog Time-Preset or Adjustable
- 75µA Maximum Operating Supply Current
- 1.0µA Maximum Battery Backup Current
- 0.1µA Maximum Battery Standby Current
- Power Switching
 250mA Output in Vcc Mode (0.6Ω)
 25mA Output in Battery Mode (5Ω)
- On-Board Gating of Chip-Enable Signals Memory Write-Cycle Completion 6ns CE Gate Propagation Delay
- Voltage Monitor for Power-Fail or Low Battery
- Backup-Battery Monitor
- RESET Valid to Vcc=1V
- Pin Compatible Upgrade to MAX791



Now available in Lead Free

DESCRIPTION

The **SP791** is a microprocessor (μP) supervisory circuit that integrates a myriad of components involved in discrete solutions to monitor power-supply and battery-control functions in μP and digital systems. The **SP791** offers complete μP monitoring and watchdog functions. The **SP791** is ideal for a low-cost battery management solution and is well suited for portable, battery-powered applications with its supply current of 40 μA . The 6ns chip-enable propagation delay, the 25mA current output in battery-backup mode, and the 250mA current output in standard operation also makes the **SP791** suitable for larger scale, high-performance equipment.




Figure 1. Block Diagram

ABSOLUTE MAXIMUM RATINGS

Input Voltage (with respect to GND)	
VCC0.3V to +6V	
VBATT0.3V to +6V	
All Other Inputs0.3V to (VOUT + 0.3V)
Input Current	
VCC Peak 1.0A	
VCC Continuous250mA	
VBATT Peak250mA	١
VBATT Continuous25mA	١
GND, BATT ON100mA	١
All Other Outputs25mA	
•	

Continuous Power Dissipation (TA = + 70°C) Plastic DIP (derate 10.53mW/°C above +70°C) 842mW

Stresses beyond these listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Operating Temperature Ranges	
SP791C0°C to +70°C	
SP791E40°C to +85°C	
Storage Temperature Range65°C to	+160°C
Lead Temperature (soldering, 10sec)	+300°C

PARAMETER MIN TYP MAX UNITS CONDITIONS Operating Voltage Range V _{co} , V _{BATT} (Note 1) 0 5.5 V V V _{co} = 4.5V, I _{OUT} = 25mA V _{Co} = 3.0V, V _{BATT} = 2.8V, I _{OUT} = 100mA V _{co} + 10-V _{OUT} On Resistance 0.6 1.2 Ω V _{Co} = 3.0V, V _{BATT} = 2.8V, I _{OUT} = 100mA V _{OUT} in Battery Backup Mode V _{BATT} + 0.25 V V _{BATT} = 4.5V, I _{OUT} = 100mA V _{DUT} in Battery Backup Mode V _{BATT} + 0.7 V _{DUT} = 100mA V _{DUT} = 25mA V _{DUT} in Battery Backup Mode V _{BATT} + 0.25 V V _{DUT} = 2.8V, I _{OUT} = 20mA V _{DUT} in Battery Backup Mode 7 25 Ω V _{BATT} = 2.8V, I _{OUT} = 100mA V _{BATT} + 10-V _{OUT} On Resistance 7 25 Ω Ω V _{BATT} = 2.8V, I _{OUT} = 100mA V _{BATT} + 10-V _{OUT} On Resistance 7 25 Ω Ω Q _{BATT} = 2.8V, I _{OUT} = 2.8V	Narrow SO (derate 8.70mW/°C 696mW SD Rating	C above+70	0°C) 4KV	Lea	ad Temp	nperature Range65°C to +160°C erature (soldering,10sec)+300°C
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	PARAMETER	MIN	TYP	MAX	UNITS	CONDITIONS
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		0		5.5	><	\
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			V _{cc} - 0.015	1	O	
V _{cc} -to-V _{out} On Resistance 0.6 1.2 Ω V _{cc} =4.5V; V _{out} in Battery Backup Mode V _{BATT} - 0.33 V _{BATT} - 0.25 V V _{BATT} - 4.5V, l _{out} = 20mA V _{DATT} - 0.25 V _{BATT} - 0.15 V _{BATT} - 2.8V, l _{out} = 10mA V _{BATT} - 2.8V, l _{out} = 5mA V _{BATT} - to-V _{OUT} On Resistance 7 25 Ω V _{BATT} = 4.5V Supply Current in Normal Operating Mode (Excludes fout) 40 75 μA V _{CC} > V _{BATT} - 1V Supply Current in Battery Backup Mode (Excludes lout) (Note 2) 0.001 1 μA V _{CC} < V _{BATT} - 1.2V; V _{BATT} = 2.8V VBATT Standby Current (Note 3) -0.1 0.02 μA V _{BATT} + 0.2V < V _{CC} Battery-Switchover Threshold V _{BATT} + 0.03 V Power up V _{BATT} - 0.03 V _{BATT} - 0.00 V Power down				20.0	V	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	V_{cc} -to- V_{out} On Resistance	lot	0.9		Ω	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	V _{ουτ} in Battery Backup Mode	V _{BATT} - 0.25	b o		V	V _{BATT} =2.8V, I _{OUT} =10mA
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	V _{BATT} -to-V _{OUT} On Resistance	700	7	25	Ω	V _{BATT} =2.8V
		War	40	75	μA	$V_{CC} > V_{RATT} - 1V$
(Note 3) V _{BATT} +0.03 Power up V _{BATT} -0.03 V Power down	Supply Current in Battery Backup	•	0.001	1		
V _{BATT} -0.03 V Power down		-0.1		0.02	μА	V _{BATT} + 0.2V < V _{CC}
	Battery-Switchover Threshold		V _{BATT} +0.03			<u> </u>
Dattery-Switch over mysteresis 00 1110 Peak to Peak	Potton, Cuitob over Hyeteresia					
Low-Battery Detector Threshold 2 V						Реак то Реак

ELECTRICAL CHARACTERISTICS (continued)

(Vcc = 4.75V to 5.5V, Vbatt = 2.8V, $T_A = T_{MIN}$ to T_{MAX} unless otherwise noted, typicals specified at 25°C)

PARAMETER	MIN	TYP	MAX	UNITS	CONDITIONS
BATT ON Output		0.1	0.4	V	I _{SINK} = 3.2mA
Low Voltage		0.7	1.5	1 1	I _{SINK} = 25mA
BATT ON Output		60		mA	Sink Current
Short Circuit Current	1	15	100	μА	Source Current
RESET, LOW-LINE AND WATO	CHDOG TI	MER			
RESET Threshold Voltage	4.50	4.65	4.75	V	
RESET Threshold Hysteresis		15		mV	
LOWLINE-to-RESET Threshold Voltage		150		mV	
Vcc-to-RESET Delay		100		μs	Power down
Vcc-to-LOWLINE Delay		80		μs	Power down
RESET Active Timeout Period	140	200	280	ms •	Power up
Watchdog Timeout Period	1.0	1.6	2.25	sec	SWT connected to V _{out}
Minimum Watchdog Timeout Period		10		ms	4.7nF capacitor connected from SWT to GND
Minimum Watchdog Input Pulse Width	100		di	ns	$V_{\rm L} = 0.8 \rm V, V_{\rm H} = 0.75 \rm X V_{\rm CC}$
WDPO Pulse Width		1	0	ms	
WDPO-to-WDO Delay		70	4, 4	ns	
RESET Output Voltage		0.004	0.3	N	I _{SINK} =50μA,V _{CC} =1.0V,V _{CC} ϫ
		0.1	0.4	V	$I_{SINK} = 3.2 \text{ mA}, V_{CC} = 4.25 \text{V}$
	3.5		0		$I_{SOURCE} = 1.6 \text{mA}, V_{CC} = 5 \text{V}$
RESET Output		200	9.0		
Short-Circuit Current		07	20	mA	Output source current
LOWLINE Output Voltage	0.5	, /	0.4	V	$I_{SINK} = 3.2 \text{mA}, V_{CC} = 4.25 \text{V}$
TOWN INTERNATIONAL AND ADDRESS OF THE PARTY	3.5	, 0	100		$I_{SOURCE} = 1\mu A, V_{CC} = 5V$
LOWLINE Output Short-Circuit Current		15	100	μΑ	Output source current
	- C	<u> </u>	0.4	V	
WDO Output Voltage	3.5	X	0.4	. v	$I_{SINK} = 3.2 \text{mA}$ $I_{SOURCE} = 500 \mu\text{A}, V_{CC} = 5 \text{V}$
WDO Output Short-Circuit	(O) (3	10	mA	Output source currrent
WDPO Output Voltage	1		0.4	V	1 - 2 2mA
VVDI O Output Voltage	3.5		U. 4	V	I _{SINK} = 3.2mA I _{SOURCE} = 1mA
WDPO Output Short-Circuit Current	5.5	7	20	mA	Output source current

ELECTRICAL CHARACTERISTICS (continued)

 $(\text{Vcc} = 4.75 \text{V to } 5.5 \text{V}, \text{V}_{\text{BATT}} = 2.8 \text{V}, \text{T}_{\text{A}} = \text{T}_{\text{MIN}} \text{ to T}_{\text{MAX}} \text{ unless otherwise noted, typicals specified at } 25^{\circ}\text{C})$

PARAMETER	MIN	TYP	MAX	UNITS	CONDITIONS
WDI Threshold Voltage	0.75 X V _{cc}			V	V _{IH}
(Note 4)	0.70 7. V _{CC}		0.8	1 *	V _{II}
WDI Input Current	-50	-10		μА	WDI = 0V
·		20	50	1	WDI = V _{OUT}
POWER FAIL COMPARATOR					
PFI Input Threshold	1.20	1.25	1.30	V	V _{CC} = 5V
PFI Leakage Current		<u>+</u> 0.01	<u>+</u> 25	nA	
PFO Output Voltage			0.4	V	I _{SINK} = 3.2mA
	3.5				I _{SOURCE} = 1µA, V _{CC} = 5V
PFO Short-Circuit Current		60		mA	Output sink current
	1	15	100	μΑ	Output source current
PFI-to-PFO Delay		15		μs	V _{OD} = 15mV
		55		5	V _{OD} ≠15mV
CHIP-ENABLE GATING		П			
CE IN Leakage Current		<u>+</u> 0.005	<u>+</u> 1	μA	Disabled mode
CE IN-to-CE OUT Resistance		65	150	Ω	Enabled mode
(Note 5)			- 0	. 17	
CE OUT Short-Circuit Current (Reset Active)	0.1	0.75	2.0	mΑ	Disabled mode, CE OUT = 0V
CE IN-to-CE OUT Propagation		6	10	ns	50Ω source impedance driver,
Delay (Note 6)		c c		O_{Λ}	C _{LOAD} = 50pF
СЕ оит Output Voltage High	3.5	W	.0`,\	V	V _{CC} = 5V, I _{OUT} = 100μA
(Reset Active)	2.7	0	0,0		$V_{CC} = 0V, V_{BATT} = 2.8V, I_{OUT} = 1\mu A$
RESET-to-CE OUT Delay		15	. , , 0	μs	Power down
MANUAL RESET INPUT					
MR Minimum Pulse Width	25	15	6	μs	
MR-to-RESET		7) '	μs	
Propagation Delay	62 1				
MR Threshold	7.0	1.25		V	V _{CC} = 5V
MR Pull-Up Current	CO C	23	250	μА	MR = 0V

Note 1: Either V_{CC} or V_{BATT} can go to 0V, if the other is greater than 2.0V.

Note 2: The supply current drawn by the SP791 from the battery (excluding I_{OUT}) typically goes to $10\mu\text{A}$ when (V_{BATT} - 1V) < V_{CC} < V_{BATT} . In most applications, this is a brief period as V_{CC} falls through this region.


Note 3: "+" = battery-discharging current, "-" = battery-charging current.

Note 4: WDI is internally connected to a voltage divider between V_{OUT} and GND. If unconnected, WDI is driven to 1.6V (typ), disabling the watchdog function.

Note 5: The chip-enable resistance is tested with $V_{\rm CC} = 4.75 V :: V_{\overline{\rm CE \, IN}} = V_{\overline{\rm CE \, OUT}} = V_{\rm CC}/2$.

Note 6: The chip-enable propagation delay is measured from the 50% point at \overline{CE} IN to the 50% point at \overline{CE} OUT

PINOUT



PIN ASSIGNMENTS


- Pin 1 V_{BATT} Backup-Battery Input. Connect to external battery or capacitor and charging circuit.
- Pin 2 V_{out} Output Supply Voltage. V_{out} connects to V_{cc} when V_{cc} is greater than V_{BATT} and V_{cc} is above the reset threshold. When V_{cc} falls below V_{BATT} and V_{cc} is below the reset threshold, V_{out} connects to V_{BATT} . Connect a $0.1\mu F$ capacitor from V_{out} to GND.
- Pin 3 V_{cc} Input Supply Voltage +5V input
- Pin 4 GND Ground reference for all signals
- Pin 5 BATT ON Battery On Output. Goes high when V_{out} switches to V_{ext} . Goes low when V_{out} switches to V_{cc} . Connect the base of a PNP through a current-limiting resistor to BATT ON for V_{out} current requirements greater than 250mA.
- Pin 6 PFO Power-Fail Output. This is the output of the power-fail comparator. PFO goes low when PFI is less than 1.25 V. This is an uncommitted comparator, and has no effect on any other internal circuitry.
- Pin 7 PFI Power-Fail Input. This is the noninverting input to the power-fail comparator. When PFI is less than 1.25V, PFO goes low. Connect PFI to GND or V_{out} when not used.
- Pin 8 SWT Set Watchdog-Timeout Input. Connect this input to V_{out} to select the default 1.6 sec watchdog timeout period. Connect a capacitor between this input and GND

- to select another watchdog-timeout period. Watchdog-timeout period = 2.1 x (capacitor value in nF) ms.
- Pin 9 MR Manual-Reset Input. This input can be tied to an external momentary pushbutton switch, or to a logic gate output. RESET remains low as long as MR is held low and for 200ms after MR returns high.
- Pin 10—LOWLINE—LOWLINE Output goes low when VCC falls to 150mV above the reset threshold. The output can be used to generate an NMI (nonmaskable interrupt) if the unregulated supply is inaccessible.
- Pin 11 WDI Watchdog Input. WDI is a three-level input. If WDI remains either high or low for longer than the watchdog timeout period, WDO goes low. WDO remains low until the next transition at WDI. Leaving WDI unconnected disables the watchdog function. WDI connects to an internal voltage divider between V_{OUT} and GND, which sets it to mid-supply when left unconnected.
- Pin 13 $\overline{\text{CE}}$ IN Chip-Enable Input. The Input to chip-enable gating circuit. Connect to GND or V_{OUT} if not used.
- Pin 14 WDO Watchdog Output. WDO goes low if WDI remains either high or low longer than the watchdog timeout period. WDO returns high on the next transition at WDI. WDO remains high if WDI is unconnected. WDO is also high when RESET is asserted.
- Pin 15 \overline{RESET} \overline{RESET} Output goes low whenever V_{cc} falls below the reset threshold. \overline{RESET} will remain low for 200ms after V_{cc} crosses the reset threshold on power-up.
- Pin 16 WDPO Watchdog-Pulse Output.


 <u>Upon the absence of a transition at WDI,</u>


 <u>WDPO will pulse low for a minimum of 1ms. WDPO precedes WDO by 70ns.</u>

TYPICAL CHARACTERISTICS (25°C, unless otherwise noted)



TYPICAL CHARACTERISTICS (25°C, unless otherwise noted)





Typical Operating Circuit




Figure 2. Manual-Reset Timing Diagram

FEATURES

The **SP791** is a microprocessor (µP) supervisory circuit that monitors the power supplied to digital circuits such as microprocessors, microcontrollers, or memory. The **SP791** is an ideal solution for portable, battery-powered equipment that require power supply monitoring. The **SP791** watchdog functions will continuously oversee the operational status of a system. Implementing the **SP791** will reduce the number of components and overall complexity in a design that requires power supply monitoring circuitry. The operational features and benefits of the **SP791** are described in more detail below.

THEORY OF OPERATION

The **SP791** is a complete μ P supervisor IC and provides the following main functions:

 μP reset → RESET output is asserted during power fluctuations such as power-up, powerdown, and brown out conditions, and is guaranteed to be in the correct state for VCC down to 1V.




Figure 3. Diode "OR" connections allow multiple reset sources to connect to MR.

- Manual-Reset input → Manually resets RESET output
- Power Fail Comparator → Provides for powerfail warning and low-battery detection, or monitors another power supply.
- 4) Watchdog function → Monitors μP activity where the watchdog output goes to a logic LOW state if the watchdog input is not toggled for a period greater than the timeout period.
- Internal switch → Switches over from V_{CC} to V_{BATT} if the V_{CC} falls below the reset threshold and below V_{BATT}.

MANUAL RESET INPUT

Many microprocessor or microcontroller products include manual-reset capability, allowing the operator or test technician to initiate a reset. The Manual Reset Input (\overline{MR}) can be connected directly to a switch, without an external pull-up resistor. It connects to a 1.25V comparator, and has an internal pull-up to VOUT as shown in Figure 1. The propagation delay from asserting \overline{MR} to \overline{RESET} being asserted is 7us typical. Pulsing




Figure 4. Adding an external pull-down resistor ensures RESET is valid with VCC down to GND.




Figure 5. WDI, WDO and WDPO Timing Diagram (VCC mode).




Figure 6. Two consecutive watchdog faults latch the system in reset.

MR low for a minimum of 25μs resets all the internal counters, sets the Watchdog Output (WDO) and Watchdog-Pulse Output (WDPO) high, and sets the Set Watchdog-Timeout (SWT) input to VOUT if it is not already connected to VOUT (for Internal timeouts). It also, disables the Chip-Enable Output (CE OUT) forcing it to a high state. The RESET output remains at a logic low as long as MR is held low, and the reset-timeout period begins after MR returns high, Figure 2.

Use this input as either a digital-logic input or a second low-line comparator. Normal TTL/CMOS levels can be wire-OR connected via pull-down diodes, *Figure 3*, and open-drain/collector outputs can be wire-ORed directly.

RESET OUTPUT

The **SP791's** RESET output ensures that the μP powers up in a known state, and prevents code-execution errors during power-down or brownout conditions.

The RESET output is active low, and typically sinks 3.2mA at 0.1V saturation voltage in its active state. When deasserted, RESET sources

16mA at VOUT – 0.5V. When no backup battery is used, RESET output is valid down to VCC = 1V, and an external $10k\Omega$ pull-down resistor on RESET ensures that RESET will be valid with VCC down to GND as shown on Figure 4. As VCC goes below 1V, the gate drive to the RESET output switch reduces accordingly, increasing the r_{DS}(ON) and the saturation voltage. The $10k\Omega$ pull-down resistor ensures the parallel combination of switch and external resistor is $10k\Omega$ and the output saturation voltage is below 0.4V, while sinking 40µA. When using a $10k\Omega$ external pull-down resistor, the high state for the \overline{RESET} output with Vcc =4.75V is 4.5V typical. For battery voltages greater than or equal to 2V, RESET remains valid for VCC between 0V and 5.5V. RESET will be asserted during the following conditions:

- 1) VCC < 4.65V (typ)
- 2) MR < 1.25V (typ)
- 3) $\overline{\text{RESET}} = \text{logic "0"}$; for 200 ms (typ) after Vcc rises above 4.65V or after $\overline{\text{MR}}$ has exceeded 1.25V.

The **SP791** battery-switchover comparator does not affect \overline{RESET} assertion.

WATCHDOG FUNCTION

The watchdog monitors μP activity via the Watchdog Input (WDI). If the μP becomes inactive over a period of time, \overline{WDO} and \overline{WDPO} are asserted.

To use the watchdog functon, connect WDI to a bus line or μP I/O line. If WDI remains high or low for longer than the watchdog timeout period (1.6sec nominal), \overline{WDPO} and \overline{WDO} are asserted, indicating a software fault or idle condition.

WATCHDOG INPUT

A change of logic state (minimum 100ns duration) at WDI during the watchdog period will reset the watchdog timer. The watchdog default timeout is 1.6sec. To select an alternative timeout period, connect an external capacitor from SWT to GND.

To disable the watchdog function, leave WDI floating. An internal impedance network ($100k\Omega$ equivalent at WDI) biases WDI to approximately 1.6V. Internal comparators detect this level and disable the watchdog timer. When Vcc is below the reset threshold, the watchdog function is disabled and WDI is disconnected from its internal network, thus becoming high impedance.

WATCHDOG OUTPUT

WDO remains high if there is activity (transition or pulse) at WDI during the watchdog-timeout period. The watchdog function is disabled and WDO is a logic high when VCC is less than the reset threshold, or when WDI is an open circuit. In watchdog mode, if no transition occurs at WDI during the watchdog-timeout period, WDO goes low 70ns after the falling edge of WDPO and remains low until the next transition at WDI as shown on *Figure 5*. A flipflop can force the system into a hardware shutdown if there are two successive watchdog faults, shown on *Figure 6*. WDO has a 2 x TTL output characteristic.

WATCHDOG-PULSE OUTPUT

As described in the preceding section, WDPO can be used as the clock input to an external D flip-flop. Upon the absence of a watchdog edge or pulse at WDI at the end of a watchdog-timeout period, WDPO will pulse low for 1ms. The fall-

ing edge of WDPO precedes WDO by 70ns. Since WDO is high when WDPO goes low, the Q output of the flip-flop remains high as WDO goes low (*Figure 6*). If the watchdog timer is not reset by a transition at WDI, WDO remains low and WDPO clocks a logic low to the Q output, causing the **SP791** to latch in reset. If the watchdog timer is reset by a transition at WDI, WDO goes high and the flip-flop's Q output remains high. Thus, a system shutdown is only caused by two successive watchdog faults.

The internal pull-up resistors associated with WDO and WDPO connect to VOUT. Therefore, do not connect these outputs directly to CMOS logic that is powered from VCC since, in the absence of VCC (i.e., battery mode), excessive current will flow from WDO or WDPO through the protection diode(s) of the CMOS-logic inputs to ground.

SELECTING AN ALTERNATIVE WATCHDOG TIMEOUT PERIOD

SWT input controls the watchdog-timeout period, Connecting SWT to VOUT selects the internal 1,6sec watchdog-timeout period. Select an alternative timeout period by connecting a capacitor between SWT and GND. Do not leave SWT floating, and do not connect it to ground. The following formula determines the watchdog-timeout period:

Watchdog Timeout Period = 2.1 x (capacitor value in nF) ms

This formula is valid for capacitance values between 4.7 nF and 100nF (see the Watchdog Timeout vs. Timing Capacitor graph in the *Typical Operating Characteristics*).

CHIP-ENABLE SIGNAL GATING

The **SP791** provides internal gating of chip-enable (CE) signals to prevent erroneous data from corrupting the CMOS RAM in the event of a power failure. During normal operation, the CE gate is enabled and passes all CE transitions. When reset is asserted, this path becomes disabled, preventing erroneous data from corrupting the CMOS RAM. The **SP791** uses a series transmission gate from $\overline{\text{CE}}$ IN to $\overline{\text{CE}}$ OUT.




Figure 7. Reset and Chip-Enable Timing

The 10ns maximum \overline{CE} propagation from \overline{CE} IN to \overline{CE} OUT enables the **SP791** to be used with most μPs .

CHIP-ENABLE INPUT

CE IN is high impedance (disabled mode) while RESET is asserted.

During a power-down sequence where VCC falls below 4.65V, \overline{CE} IN assumes a high impedance state when the voltage at \overline{CE} IN goes high or 15 μ s after \overline{RESET} is asserted, whichever occurs first, (*Figure 7*).

During a power-up sequence, \overline{CE} in remains high impedance until \overline{RESET} is deasserted.

In the high-impedance mode, the leakage currents into this input are less than $1\mu A$ over temperature. In the low-impedance mode, the impedance of \overline{CE} IN appears as a 65Ω resistor in series with the load at \overline{CE} OUT.

The propagation delay through the \overline{CE} transmission gate depends on both the source impedance of the drive to \overline{CE} IN and the capacitive loading on \overline{CE} OUT (see the Chip-Enable Propagation Delay vs. \overline{CE} OUT Load

Capacitance graph in the *Typical Operating Characteristics*). The $\overline{\text{CE}}$ propagation delay is defined from the 50% point on $\overline{\text{CE}}$ IN to the 50% point on $\overline{\text{CE}}$ OUT using a 50 Ω driver with 50pF load capacitance as in *Figure 8*. For minimum propagation delay, minimize the capacitive load at $\overline{\text{CE}}$ OUT and use a low output-impedance driver.

CHIP-ENABLE OUTPUT

In the enabled mode, the impedance of \overline{CE} OUT is equivalent to 65Ω in series with the source driving \overline{CE} IN. In the disabled mode, the 65Ω transmission gate is off and \overline{CE} OUT is actively pulled to VOUT. This source turns off when the transmission gate is enabled.




Figure 8. CE Propagation Delay Test Circuit




Figure 9. a) If the unregulated supply is inaccessible, LOWLINE generates the NMI for the μ P. b) Use PFO to generate the μ P NMI if the unregulated supply is accessible.

LOWLINE OUTPUT

The low-line comparator monitors VCC with a typical threshold voltage 150mV above the reset threshold and has 15mV of hysteresis. LOWLINE typically sinks 3.2mA at 0.1V. For normal operation (Vcc above the LOWLINE threshold), LOWLINE is pulled to Vout. If access to the unregulated supply is unavailable, use LOWLINE to provide a nonmaskable interrupt (NMI) to the µP as shown in Figure 9a.

POWER-FAIL COMPARATOR

The power-fail comparator is an uncommitted comparator that has no effect on the other functions of the **SP791**. Common uses include monitoring supplies other than 5V (see the *Typical Operating Circuit* and the *Monitoring a Negative Voltage* section) and early power-fail detection when the unregulated power is easily accessible as shown in *Figure 9b*.

POWER-FAIL INPUT

The Power-Fail Input (PFI) has a guaranteed input leakage of +/-25nA max over temperature. The typical comparator delay is 15µs from VIL to VOL (power failing), and 55µs from VIH to VOH (power being restored). Connect PFI to ground if not used.

POWER-FAIL OUTPUT

The Power-Fail Output (PFO) goes low when PFI falls below 1.25V. It sinks 3.2mA with a saturation voltage of 0.1V. With PFI above 1.25V, PFO is actively pulled to VOUT. Connecting PFI through a voltage divider to an unregulated supply allows PFO to generate an NMI as the unregulated power begins to fall (see *Figure 9b*).

INPUT/OUTPUT STATES IN BATTERY-BACKUP MODE

PIN	NAME	STATUS
1	VBATT	Supply current is 1μA maximum When V _{CC} < V _{BATT} -1.2V
2	Vout	Vout is connected to VBATT through an Internal PMOS switch.
3	Vcc	Battery-switchover comparator monitors Vcc for active switchover. V _{CC} is disconnected from V _{OUT}
4	GND	GND-0V reference for all signals.
5	BATT ON	Logic high. The open-circuit output is equal to Vout.
6	PFO	The power-fail comparator is disabled PFO is forced low.
7	PFI	The power-fail comparator is disabled
8	SWT	SWT is Ignored.
9	MR	MR is ignored.
10	LOWLINE	Logic low.
11	WDI	WDI is ignored, and goes high impedance.
12	CE out	Logic high. The open-circuit output voltage is equal to Vout.
13	CE IN	High Impedance.
14	WDO	Logic high. The open-circuit output voltage is equal to Vout.
15	RESET	Logic low.
16	WDPO	Logic high. The open-circuit output voltage is equal to Vout.

Table 1. Input/Output states in Battery-Backup mode. To enter the Battery-Backup mode, $V_{\rm CC}$ must be less than the Reset threshold and less than $V_{\rm BATE}$.

BATTERY-BACKUP MODE

The **SP791** requires two conditions to switch to battery-backup mode: (1) VCC must be below the reset threshold; (2) VCC must be below VBATT. *Table 1* lists the status of the inputs and outputs in battery-backup mode.

BATTERY ON OUTPUT

The Battery On Output (BATT ON) indicates the status of the internal VCC/battery-switchover comparator, which controls the internal VCC and VBATT switches. For VCC greater than VBATT (ignoring the small hysteresis effect), BATT ON is a logic low. For VCC less than VBATT, BATT ON is a logic high. Use BATT ON to indicate battery-switchover status or to supply base drive to an external pass transistor for higher-current applications (see *Typical Operating Circuit*).




Figure 10. VCC and VBATT-to-VOUT Switch

INPUT SUPPLY VOLTAGE

The Input Supply Voltage (VCC) should be a regulated +5V source. VCC connects to VOUT via a parallel diode and a large PMOS switch (Figure 10). The switch carries the entire current load for currents less than 250mA. The parallel diode carries any current in excess of 250mA. The maximum continuous current is 250mA but power-on transients may reach a maximum of 1A.

BACKUP-BATTERY INPUT

The Backup-Battery Input (VBATT) is similar to VCC, except the PMOS switch and parallel diode are much smaller. Continuous current should be limited to 25mA and peak currents (only during power-up) limited to 250mA. The reverse leakage of this input is less than 1µA over temperature and supply voltage.

OUTPUT SUPPLY VOLTAGE

The Output Supply Voltage (Vout) supplies all the current to the external system and internal circuitry. All open-circuit outputs will, for example, assume the Vout voltage in their high states rather than the VCC voltage. At the maximum source current of 250mA, Vout will typically be 200mV below VCC. Vout should be decoupled with $0.1\mu F$ capacitor.




Figure 11. Backup-Battery Monitor Timing Diagram

LOW-BATTERY MONITOR

The **SP791** low-battery voltage function monitors VBATT. Low-battery detection of 2.0V ±0.15V is monitored only during the resettimeout period (200ms) that occurs either after a normal power-up sequence or after the \overline{MR} reset input has been returned to its high state. If the battery voltage is below 2.0V, the second CE pulse is inhibited after reset timeout. If the battery voltage is above 2.0V, all CE pulses are allowed through the CE gate after the reset timeout period. To use this function, after the 200ms reset delay, write 00 (HEX) to a location using the first CE pulse, and write FF (HEX) to the same location using the second CE pulse following RESET going inactive on power-up. The contents of the memory then indicates a good battery (FF) or a low battery (00), Figure 11.

TYPICAL APPLICATIONS

The **SP791** is not short-circuit protected. Shorting VOUT to ground, other than power-up transients such as charging a decoupling capacitor, may destroy the device. All open-circuit outputs swing between VOUT and GND rather than VCC and GND. If long leads connect to the chip inputs, ensure that these lines are free from ringing and other conditions that would forward bias the chip's protection diodes.




Figure 12. High Capacity Capacitor on VBATT

There are three distinct modes of operation:

- 1) Normal operating mode with all circuitry powered up from VCC. Typical supply current from VCC is 40µA, while only leakage currents flow from the battery.
- 2) Battery-backup mode where VCC is typically within 0.7V below VBATT. All circuitry is powered up from VBATT, and the supply current is typically less than 40μA.
- 3) Battery-backup mode where VCC is less than VBATT by at least 0.7V. VBATT supply current is less than 1µA.

USING HIGH CAPACITY CAPACITOR WITH THE SP791

VBATT has the same operating voltage range as VCC, and the battery-switchover threshold voltages are typically +30mV centered at VBATT, allowing use of a capacitor and a simple charging circuit as a backup source (see *Figure 12*). If VCC is above the reset threshold and VBATT is 0.5V above VCC, current flows to VOUT and VCC from VBATT until the voltage at VBATT is less than 0.5V above VCC.




Figure 13. Alternate CE Gating

Leakage current through the capacitor charging diode and the **SP791** internal power diode eventually discharges the capacitor to VCC. Also, if VCC and VBATT start from 0.5V above the reset threshold and power is lost at VCC, the capacitor on VBATT discharges through VCC until VBATT reaches the reset threshold; the **SP791** then switches to battery-backup mode.

USING SEPARATE POWER SUPPLIES FOR VBATT AND VCC

If using separate power supplies for VCC and VBATT, VBATT must be less than 0.3V above VCC when VCC is above the reset threshold. As described in the previous section, if VBATT exceeds this limit and power is lost at VCC, current flows continuously from VBATT to VCC via the VBATT-to-VOUT diode and the VOUT-to-VCC switch until the circuit is broken.

ALTERNATIVE CHIP-ENABLE GATING

Using memory devices with \overline{CE} and \overline{CE} inputs allows the **SP791** \overline{CE} loop to be bypassed. To do this, connect \overline{CE} IN to ground, pull up \overline{CE} OUT to VOUT, and connect \overline{CE} OUT to the \overline{CE} input of each memory device as shown in *Figure 13*. The \overline{CE} input of each part then connects directly to the chip-select logic, which does not have to be gated by the **SP791**.




Figure 14. Adding Hysteresis to the Power-Fail Comparator

ADDING HYSTERESIS TO THE POWER-PAIL COMPARATOR

Hysteresis adds a noise margin to the power-fail comparator and prevents repeated triggering of PFO when VIN is near the trip point. Figure 14 shows how to add hysteresis to the power-fail comparator. Select the ratio of R1 to R2 such that PFI sees 1.25V when VIN falls to the desired trip point (VTRIP). Resistor R3 adds hysteresis. It will typically be an order of magnitude greater than R1 or R2. The current through R1 and R2 should be at least 1μA to ensure that the 25nA (max) PFI input current does not shift the trip point. R3 should be larger than 10kΩ to prevent it from loading down the PFO pin. Capacitor C1 adds additional noise rejection.

MONITORING A NEGATIVE VOLTAGE

The power-fail comparator can be used to monitor a negative supply voltage using the circuit shown in *Figure 15*. When the negative supply is valid, PFO is low. When the negative supply voltage drops, PFO goes high. This circuit's accuracy is affected by the PFI threshold tolerance, the VCC voltage, and resistors R1 and R2.

BACKUP-BATTERY REPLACEMENT

The backup battery may be disconnected while VCC is above the reset threshold. No precautions are necessary to avoid spurious reset pulses.




Figure 15. Monitoring a Negative Voltage

NEGATIVE-GOING V_{cc} TRANSIENTS

The **SP791** is relatively immune to short-duration negative-going VCC transients resulting from power up, power down, and brownout conditions. It is usually undesirable to reset the up when VCC experiences only small glitches.

Typically, a VCC transient that goes 100mV below the reset threshold and lasts for 40us or less will not cause a reset pulse to be issued.

A 100nF bypass capacitor mounted close to the VCC pin provides additional transient immunity.

CONNECTING A TIMING CAPACITOR TO THE SWT PIN

To prevent timing errors minimize external current leakage sources at this pin, and locate the capacitor as close to SWT as possible. The sum of PC board leakage \pm SWT capacitor leakage must be small compared to ± 100 nA.

WATCHDOG SOFTWARE CONSIDERATIONS

A way to help the watchdog timer keep a closer watch on software execution involves setting and resetting the watchdog input at different points in the program, rather than "pulsing" the watchdog input high-low-high or low-high-low.





Figure 16. Watchdog Flow Diagram


This technique avoids a "stuck" loop where the watchdog timer continues to be reset within the loop, keeping the watchdog from timing out.

Figure 16 shows an example flow diagram where the I/O driving the watchdog input is set low at the beginning of the program, set high at the beginning of every subroutine or loop, then set low again when the program returns to the beginning. If the program should "hang" in any subroutine, the I/O is continually set high and the watchdog timer is allowed to time out, causing a reset or interrupt to be issued.

MAXIMUM VCC FALL TIME

The VCC fall time is limited by the propagation delay of the battery switchover comparator and should not exceed $0.03V/\mu s$. A standard rule of thumb for filter capacitance on most regulators is on the order of $100\mu F$ per amp of current. When the power supply is shut off or the main battery is disconnected, the associated initial VCC fall rate is just the inverse of $1A/100\mu F = 0.01V/\mu s$. The VCC fall rate decreases with time as VCC falls exponentially, which more than satisfies the maximum fall-time requirement.





ORDERING INFORMATION				
Model	Temperature Range	Package		
SP791CP	0°C to +70°C	16-pin, Plastic DIP		
SP791CN	0°C to +70°C	16-pin, Narrow SOIC		
	40°C to +85°C			
	40°C to +85°C			

Please consult the factory for pricing and availability on a Tape-On-Reel option.

Available in lead free packaging. To order, add "-L" suffix to the part number. Example: SP6660EU/TR=Tape & Reel. SP6660EU-L/TR = lead free.

SIGNAL PROCESSING EXCELLENCE
Sipex Corporation

Headquarters and
Sales Office
22 Linnell Circle
Billerica, MA 01821
TEL: (978) 667-8700
FAX: (978) 670-9001
e-mail: sales@sipex.com

Sales Office
233 South Hillview Drive
Milipitas, CA 95035
TEL: (408) 934-7500

Sipex Corporation reserves the right to make changes to any products described herein. Sipex does not assume any liability arising out of the application or use of any product or circuit described hereing; neither does it convey any license under its patent rights nor the rights of others.

FAX: (408) 935-7600