

#### **CLC2023**

#### Dual, Low Distortion, Low Offset, RRIO Amplifier

#### **General Description**


The CLC2023 is a dual channel, high-performance, voltage feedback amplifier with low input voltage noise and ultra low distortion. The CLC2023 offers 6mV maximum input offset voltage, 3.5nV/JHz broadband input voltage noise, and 0.00005% THD at 1kHz. It also provides 55MHz gain bandwidth product and 12V/µs slew rate making them well suited for applications requiring precision DC performance and high AC performance. This high-performance amplifier also offers a rail-to-rail input and output. simplifying single supply designs and offering larger dynamic range possibilities. The input range extends beyond the rails by 300mV.


The CLC2023 is designed to operate from 2.5V to 12V supplies and operate over the extended temperature range of -40°C to +125°.

#### **FEATURES**

- 6mV maximum input offset voltage
- 0.00005% THD at 1kHz
- 5.3nV/JHz input voltage noise > 10kHz
- -90dB/-85dB HD2/HD3 at 100kHz,  $R_1 = 100\Omega$
- <-100dB HD2 and HD3 at 10kHz,  $R_{I} = 1k\Omega$
- Rail-to-rail input and output
- 55MHz unity gain bandwidth
- 12V/us slew rate
- -40°C to +125°C operating temperature
- Fully specified at 3 and ±5V supplies
- CLC2023: ROHS compliant MSOP-8,

#### **Typical Application**





#### **Absolute Maximum Ratings**

Stresses beyond the limits listed below may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

V <sub>S</sub>	0V to +14V
V <sub>IN</sub> V <sub>S</sub> - 0.5V	to +V <sub>S</sub> +0.5V

#### **Operating Conditions**

Supply Voltage Range	2.5V to 12V
Operating Temperature Range	40°C to 125°C
Junction Temperature	150°C
Storage Temperature Range	65°C to 150°C
Lead Temperature (Soldering, 10s)	260°C

#### **Package Thermal Resistance**

θ <sub>JA</sub> (MSOP-8)	200°C/W
θ <sub>JA</sub> (SOIC-8)	150°C/W
Package thermal resistance $(\theta_{JA})$ , JEDEC standard,	multi-layer

data sheet are for products) the nationed in this ordered (obs) actured

#### **Electrical Characteristics at +3V**

 $T_A$  = 25°C,  $V_S$  = +3V,  $R_f$  = 1k $\Omega,\,R_L$  = 1k $\Omega$  to  $V_S/2;\,G$  = 2; unless otherwise noted.

Symbol	Parameter	Conditions	Тур	Max	Units	
Frequency [	Frequency Domain Response					
GBWP	-3dB Gain Bandwidth Product	$G = 10, V_{OUT} = 0.05V_{pp}$		31		MHz
UGBW	Unity Gain Bandwidth	$V_{OUT} = 0.05V_{pp}, R_f = 0$		50		MHz
BW <sub>SS</sub>	-3dB Bandwidth	$V_{OUT} = 0.05V_{pp}$		24		MHz
BW <sub>LS</sub>	Large Signal Bandwidth	$V_{OUT} = 2V_{pp}$		3.3		MHz
Time Doma	n			,		
t <sub>R</sub> , t <sub>F</sub>	Rise and Fall Time	V <sub>OUT</sub> = 2V step; (10% to 90%)		150		ns
ts	Settling Time to 0.1%	V <sub>OUT</sub> = 2V step		78		ns
OS	Overshoot	V <sub>OUT</sub> = 2V step		0.3		%
SR	Slew Rate	2V step		11		V/µs
Distortion/N	oise Response					
LIDO	On al Haumania Distantia	$2V_{pp}$ , $10kHz$ , $R_L = 1k\Omega$		-98		dBc
HD2	2nd Harmonic Distortion	$^{2}$ V <sub>pp</sub> , 100kHz, R <sub>L</sub> = 100Ω		-85		dBc
LIDO	Oud Hawasania Dietastian	$2V_{pp}$ , 10kHz, $R_L = 1k\Omega$		-95		dBc
HD3	3rd Harmonic Distortion	$2V_{pp}$ , 100kHz, $R_L = 100Ω$		-81		dBc
THD	Total Harmonic Distortion	$1V_{pp}$ , 1kHz, G = 1, R <sub>L</sub> = 2k $\Omega$		0.0005		%
_	Land Vellaga Naisa	№10kHz		5.5		nV/√Hz
e <sub>n</sub>	Input Voltage Noise	>100kHz		3.9		nV/√Hz
X <sub>TALK</sub>	Crosstalk 1MHz		70		dB	
DC Perform	ance	12 12 Cx				
V <sub>IO</sub>	Input Offset Voltage	0000		0.088		mV
d <sub>VIO</sub>	Average Drift	00 1/2		1.3		μV/°C
I <sub>B</sub>	Input Bias Current	0.00.00		-0.340		μΑ
dl <sub>B</sub>	Average Drift	Cor In The		0.8		nA/°C
I <sub>OS</sub>	Input Offset Current	(CA (CA (CA))		0.2		μΑ
PSRR	Power Supply Rejection Ratio	DC C		100		dB
A <sub>OL</sub>	Open Loop Gain	$V_{OUT} = V_S/2$		104		dB
Is	Supply Current	per channel	7	1.85		mA
Input Chara	Input Characteristics					
R <sub>IN</sub>	Input Resistance	Non-inverting, G = 1	Non-inverting, G = 1			ΜΩ
C <sub>IN</sub>	Input Capacitance		0	1.1		pF
CMIR	Common Mode Input Range			-0.3 to 3.3		V
CMRR	Common Mode Rejection Ratio	DC, V <sub>CM</sub> = 0.5V to 2.5V		75		dB
Output Cha	Output Characteristics					
V <sub>OUT</sub>	V <sub>OUT</sub> Output Swing	R <sub>L</sub> = 150Ω		0.085 to 2.80		V
<b>V</b> OU I	Calput Owning	$R_L = 1k\Omega$		0.04 to 2.91		V
I <sub>OUT</sub>	Output Current				mA	
I <sub>SC</sub>	Short Circuit Current	$V_{OUT} = V_{S}/2$ +65, -52				mA

#### **Electrical Characteristics at ±5V**

 $T_A$  = 25°C,  $V_S$  = ±5V,  $R_f$  = 1k $\Omega,\,R_L$  = 1k $\Omega$  to GND; G = 2; unless otherwise noted.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
Frequency Domain Response						
GBWP	-3dB Gain Bandwidth Product	$G = 10, V_{OUT} = 0.05V_{pp}$		35		MHz
UGBW	Unity Gain Bandwidth	$V_{OUT} = 0.05V_{pp}, R_f = 0$		55		MHz
BW <sub>SS</sub>	-3dB Bandwidth	$V_{OUT} = 0.05V_{pp}$		25		MHz
BW <sub>LS</sub>	Large Signal Bandwidth	$V_{OUT} = 2V_{pp}$		3.6		MHz
Time Domai	n			·		
t <sub>R</sub> , t <sub>F</sub>	Rise and Fall Time	V <sub>OUT</sub> = 2V step; (10% to 90%)		125		ns
t <sub>S</sub>	Settling Time to 0.1%	V <sub>OUT</sub> = 2V step		80		ns
OS	Overshoot	V <sub>OUT</sub> = 2V step		0.3		%
SR	Slew Rate	4V step		12		V/µs
Distortion/N	oise Response					
HD2	and Harmonia Distortion	$2V_{pp}$ , $10kHz$ , $R_L = 1k\Omega$		-125		dBc
пиг	2nd Harmonic Distortion	$2V_{pp}$ , 100kHz, $R_L = 100\Omega$		-90		dBc
HD3	3rd Harmonic Distortion	$2V_{pp}$ , 10kHz, R <sub>L</sub> = 1k $\Omega$		-127		dBc
прз	3rd Harmonic Distortion	$2V_{pp}$ , 100kHz, R <sub>L</sub> = 100Ω		-85		dBc
THD	Total Harmonic Distortion	$1V_{pp}$ , 1kHz, G = 1, R <sub>L</sub> = 2k $\Omega$		0.00005		%
•	Input Voltage Naige	№10kHz		5.3		nV/√Hz
e <sub>n</sub>	Input Voltage Noise	>100kHz		3.5		nV/√Hz
X <sub>TALK</sub>	Crosstalk	1MHz		70		dB
DC Perform	ance	12 12 Cx				
$V_{IO}$	Input Offset Voltage	0, 00	-6	0.050	6	mV
d <sub>VIO</sub>	Average Drift	00 1/2		1.3		μV/°C
I <sub>B</sub>	Input Bias Current	0. 0. 0.	-2.6	-0.30	2.6	μΑ
$dl_B$	Average Drift	101 10- 11:		0.85		nA/°C
los	Input Offset Current	10, 0, 0,		0.2	0.7	μΑ
PSRR	Power Supply Rejection Ratio	DC CO	82	100		dB
A <sub>OL</sub>	Open Loop Gain	$V_{OUT} = V_S/2$	95	115		dB
Is	Supply Current	per channel	7	2.2	2.75	mA
Input Chara	Input Characteristics					
R <sub>IN</sub>	Input Resistance	Non-inverting, G = 1	· · · · · ·	30		ΜΩ
C <sub>IN</sub>	Input Capacitance		0.	1		pF
CMIR	Common Mode Input Range			±5.3		V
CMRR	Common Mode Rejection Ratio	DC, V <sub>CM</sub> = -3V to 3V	70	85		dB
Output Chai	Output Characteristics					
V <sub>OUT</sub>	Output Swing	R <sub>L</sub> = 150Ω		-4.826 to 4.534		V
<b>₹</b> 001	Output Owing	$R_L = 1k\Omega$	-4.7	-4.93 to 4.85	4.7	V
I <sub>OUT</sub>	Output Current			+60, -48		mA
I <sub>SC</sub>	Short Circuit Current	$V_{OUT} = V_{S}/2$		+65, -52		mA

### CLC2023 Pin Configuration MSOP-8 / SOIC-8

#### 

#### **CLC2023 Pin Assignments**


MSOP-8 / SOIC-8

Pin No.	Pin Name	Description	
1	OUT1	Output, channel 1	
2	-IN1	Negative input, channel 1	
3	+IN1	Positive input, channel 1	
4	-V <sub>S</sub>	Negative supply	
5	+IN2	Positive input, channel 2	
6	-IN2	Negative input, channel 2	
7	OUT2	Output, channel 2	
8	+V <sub>S</sub>	Positive supply	


data sheet are no longer being mentioned in this ordered (OBS) actured

 $T_A = 25$ °C,  $V_S = \pm 5V$ ,  $R_f = 1k\Omega$ ,  $R_L = 1k\Omega$ , G = 2; unless otherwise noted.


#### Non-Inverting Frequency Response




#### Inverting Frequency Response




#### Frequency Response vs. C<sub>L</sub>




Frequency Response vs. CI without RS



#### Frequency Response vs. V<sub>OUT</sub>




#### Frequency Response vs. R<sub>L</sub>




 $T_A$  = 25°C,  $V_S$  = ±5V,  $R_f$  = 1k $\Omega,~R_L$  = 1k $\Omega,~G$  = 2; unless otherwise noted.


#### Non-Inverting Frequency Response at $V_S = 3V$




#### Inverting Frequency Response at $V_S = 3V$




## Frequency Response vs. V<sub>OUT</sub> at V<sub>S</sub> = 3V




Frequency Response vs.  $R_L$  at  $V_S = 3V$ 



#### -3dB Bandwidth vs. Output Voltage at $V_S = 3V$




#### -3dB Bandwidth vs. Output Voltage




 $T_A$  = 25°C,  $V_S$  = ±5V,  $R_f$  = 1k $\Omega,~R_L$  = 1k $\Omega,~G$  = 2; unless otherwise noted.


#### Open Loop Gain and Phase vs.




#### **CMIR**




#### Input Voltage Noise




CMIR at  $V_S = 3V$ 



#### CMRR vs. Frequency




#### PSRR vs. Frequency




 $T_A$  = 25°C,  $V_S$  = ±5V,  $R_f$  = 1k $\Omega,~R_L$  = 1k $\Omega,~G$  = 2; unless otherwise noted.


#### 2nd Harmonic Distortion vs. R<sub>L</sub>




#### 3rd Harmonic Distortion vs. R<sub>L</sub>




#### 2nd Harmonic Distortion vs. V<sub>OUT</sub>






#### THD vs. Frequency




 $T_A$  = 25°C,  $V_S$  = ±5V,  $R_f$  = 1k $\Omega,~R_L$  = 1k $\Omega,~G$  = 2; unless otherwise noted.


#### 2nd Harmonic Distortion vs. $R_L$ at $V_S = 3V$




#### 3rd Harmonic Distortion vs. $R_L$ at $V_S = 3V$




#### 2nd Harmonic Distortion vs. $V_{OUT}$ at $V_{S}$



3rd Harmonic Distortion vs.  $V_{OUT}$  at  $V_S = 3V$ 




#### THD vs. Frequency at $V_S = 3V$




 $T_A = 25$ °C,  $V_S = \pm 5$ V,  $R_f = 1$ k $\Omega$ ,  $R_L = 1$ k $\Omega$ , G = 2; unless otherwise noted.


#### Small Signal Pulse Response




#### Small Signal Pulse Response at $V_S = 3V$



#### Large Signal Pulse Response



#### Large Signal Pulse Response at $V_S = 3V$



#### **Application Information**

#### **Basic Information**

Figures 1 and 2 illustrate typical circuit configurations for non-inverting, inverting, and unity gain topologies for dual supply applications. They show the recommended bypass capacitor values and overall closed loop gain equations.




Figure 1: Typical Non-Inverting Gain Circuit




Figure 2: Typical Inverting Gain Circuit

#### **Power Dissipation**

Power dissipation should not be a factor when operating under the stated  $500\Omega$  load condition. However, applications with low impedance, DC coupled loads should be analyzed to ensure that maximum allowed junction temperature is not exceeded. Guidelines listed below can be used to verify that the particular application will not cause the device to operate beyond it's intended operating range.

Maximum power levels are set by the absolute maximum junction rating of 150°C. To calculate the junction temperature, the package thermal resistance value Theta\_JA  $(\theta_{JA})$  is used along with the total die power dissipation.

$$T_{\text{Junction}} = T_{\text{Ambient}} + (\theta_{\text{JA}} \times P_{\text{D}})$$

Where T<sub>Ambient</sub> is the temperature of the working environment.

In order to determine P<sub>D</sub>, the power dissipated in the load needs to be subtracted from the total power delivered by the supplies.

$$P_D = P_{supply} - P_{load}$$

Supply power is calculated by the standard power equation.

$$P_{\text{supply}} = V_{\text{supply}} \times I_{\text{RMSsupply}}$$
 $V_{\text{supply}} = V_{\text{S-}} - V_{\text{S-}}$ 

Power delivered to a purely resistive load is:

$$P_{load} = ((V_{load})_{RMS^2})/Rload_{eff}$$

The effective load resistor (Rload<sub>eff</sub>) will need to include the effect of the feedback network. For instance,

Rloadeff in Figure 2 would be calculated as:

$$R_L \parallel (R_f + R_g)$$

These measurements are basic and are relatively easy to perform with standard lab equipment. For design purposes however, prior knowledge of actual signal levels and load impedance is needed to determine the dissipated power. Here, Pp can be found from

Quiescent power can be derived from the specified  $I_S$  values along with known supply voltage,  $V_{\text{supply}}$ . Load power can be calculated as above with the desired signal amplitudes using:

$$(V_{load})_{RMS} = V_{peak} / \sqrt{2}$$
  
 $(I_{load})_{RMS} = (V_{load})_{RMS} / Rload_{eff}$ 

The dynamic power is focused primarily within the output stage driving the load. This value can be calculated as:

$$P_{Dvnamic} = (V_{S+} - V_{load})_{RMS} \times (I_{load})_{RMS}$$

Assuming the load is referenced in the middle of the power rails or  $V_{\text{supply}}/2$ .

Figure 3 shows the maximum safe power dissipation in the package vs. the ambient temperature for the packages available.

exar.com/CLC2023




Figure 3. Maximum Power Derating

#### **Driving Capacitive Loads**

Increased phase delay at the output due to capacitive loading can cause ringing, peaking in the frequency response, and possible unstable behavior. Use a series resistance, RS, between the amplifier and the load to help improve stability and settling performance. Refer to Figure 4




Figure 4. Addition of R<sub>S</sub> for Driving Capacitive Loads

The CLC2023 is capable of driving up to 300pF directly, with no series resistance. Directly driving 500pF causes over 4dB of frequency peaking, as shown in the plot on page 6. Table 1 provides the recommended R<sub>S</sub> for various capacitive loads. The recommended R<sub>S</sub> values result in ≤ 1dB peaking in the frequency response. The Frequency Response vs. C<sub>L</sub> plots, on page 6, illustrate the response of the CLC2023.


C <sub>L</sub> (pF)	R <sub>S</sub> (Ω)	-3dB BW (MHz)
500	10	27
1000	7.5	20
3000	4	15

Table 1: Recommended R<sub>S</sub> vs. C<sub>L</sub>

For a given load capacitance, adjust R<sub>S</sub> to optimize the tradeoff between settling time and bandwidth. In general, reducing R<sub>S</sub> will increase bandwidth at the expense of additional overshoot and ringing.

#### **Overdrive Recovery**

An overdrive condition is defined as the point when either one of the inputs or the output exceed their specified voltage range. Overdrive recovery is the time needed for the amplifier to return to its normal or linear operating point. The recovery time varies based on whether the input or output is overdriven and by how much the ranges are exceeded. The CLC2023 will typically recover in less than 20ns from an overdrive condition. Figure 5 shows the CLC2023 in an overdriven condition.



# Figure 5: Overall ut Considerations for Offset and Noise Performance

There are three sources of offset contribution to consider; input bias current, input bias current mismatch, and input offset voltage. The input bias currents are assumed to be equal with and additional offset current in one of the inputs to account for mismatch. The bias currents will not affect the offset as long as the parallel combination of Rf and Rg matches R<sub>t</sub>. Refer to Figure 6/




Figure 6: Circuit for Evaluating Offset

The first place to start is to determine the source resistance. If it is very small an additional resistance may need to be added to keep the values of  $R_{\mbox{\scriptsize f}}$  and  $R_{\mbox{\scriptsize q}}$  to practical levels. For this analysis we assume that Rt is the total resistance present on the non-inverting input. This gives us one equation that we must solve:

$$R_t = R_0 II R_f$$

This equation can be rearranged to solve for R<sub>a</sub>:

$$R_{a} = (R_{t} * R_{f}) / (R_{f} - R_{t})$$

The other consideration is desired gain (G) which is:

$$G = (1 + R_f/R_0)$$

By plugging in the value for Rq we get

$$R_f = G * R_t$$

And R<sub>a</sub> can be written in terms of R<sub>t</sub> and G as follows:

$$R_{q} = (G * R_{t}) / (G - 1)$$

The complete input offset equation is now only dependent on the voltage offset and input offset terms given by:

$$VI_{OS} = \sqrt{\left(V_{IO}\right)^2 + \left(I_{OS} \cdot RT\right)^2}$$

And the output offset is:

$$VO_{OS} = G * \sqrt{(V_{IO})^2 + (I_{OS} * RP)^2}$$

#### Noise analysis

The complete equivalent noise circuit is shown in Figure 7.




Figure 7: Complete Equivalent Noise Circuit

The complete noise equation is given by:

$$v_o^2 = v_{orext}^2 + \left(e_n \left(1 + \frac{RF}{RG}\right)\right)^2 + \left(i_{bp} * RT \left(1 + \frac{RF}{RG}\right)\right)^2 + \left(i_{bn} * RF\right)^2$$

Where V<sub>orext</sub> is the noise due to the external resistors and is given by:

$$v_o^2 = \left(e_n \left(1 + \frac{RF}{RG}\right)\right)^2 + \left(e_G * \frac{RF}{RG}\right)^2 + e_F^2$$

The complete equation can be simplified to:

$$v_o^2 = 3*(4kT*G*RT) + (e_nG)^2 + 2*(i_n*RT)^2$$

It's easy to see that the effect of amplifier voltage noise is proportionate to gain and will tend to dominate at large gains. The other terms will have their greatest impact at large Rt values at lower gains.

#### **Layout Considerations**

General layout and supply bypassing play major roles in high frequency performance. Exar has evaluation boards to use as a guide for high frequency layout and as an aid in device testing and characterization. Follow the steps below as a basis for high frequency layout:

- Include 6.8µF and 0.1µF ceramic capacitors for power supply decoupling
- Place the 6.8µF capacitor within 0.75 inches of the power pin
- Place the 0.1µF capacitor within 0.1 inches of the power pin
- Minn.

  Refer to the information. Remove the ground plane under and around the part. especially near the input and output pins to reduce parasitic capacitance
  - Minimize all trace lengths to reduce series inductances

Refer to the evaluation board layouts below for more

#### **Evaluation Board Information**


The following evaluation boards are available to aid in the testing and layout of these devices:

Evaluation Board #	Products
CEB006	CLC2023 in SOIC-8
CEB010	CLC2023 in MSOP-8

#### **Evaluation Board Schematics**

Evaluation board schematics and layouts are shown in Figures 8-12 These evaluation boards are built for dualsupply operation. Follow these steps to use the board in a single-supply application:

- 1. Short -V<sub>S</sub> to ground.
- 2. Use C3 and C4, if the -V<sub>S</sub> pin of the amplifier is not directly connected to the ground plane.






Figure 9. CEB006 Top View




Figure 10. CEB006 Bottom View




Figure 11. CEB010 Top View






Figure 12. CEB010 Bottom View

#### **Mechanical Dimensions**

#### **SOIC-8 Package**



#### **MSOP-8 Package**



#### **Ordering Information**

Part Number	Package	Green	Operating Temperature Range	Packaging
CLC2023 Ordering Information	n			
CLC2023IMP8X	MSOP-8	Yes	-40°C to +125°C	Tape & Reel
CLC2023IMP8MTR	MSOP-8	Yes	-40°C to +125°C	Mini Tape & Reel
CLC2023IMP8EVB	Evaluation Board	N/A	N/A	N/A
CLC2023ISO8X	SOIC-8	Yes	-40°C to +125°C	Tape & Reel
CLC2023ISO8MTR	SOIC-8	Yes	-40°C to +125°C	Mini Tape & Reel
CLC2023ISO8EVB	Evaluation Board	N/A	N/A	N/A

Moisture sensitivity level for all parts is MSL-1.

#### **Revision History**

ricvision mistory		R.
Revision	Date	Description
1D (ECN 1451-06)	December 2014	Reformat into Exar data sheet template. Updated ordering information table to include MTR and EVB part numbers. Increased "I" temperature range from +85 to +125°C. Removed "A" temp grade parts, since "I" is now equivalent. Updated thermal resistance numbers and package outline drawings.
		The Tris now equivalent: Opticated thermal resistance numbers and package outline drawings.
		Thorbeords mentioned in this comments of the contraction of the contra
		ord being the
		Ted man led
		OBOLIFACTION TO
For Further Assistance	:	
Email: CustomerSupport@exar.	com or HPATechSu	
Exar Technical Documentation	http://www.exar.co	

**Exar Corporation Headquarters and Sales Offices** Tel.: +1 (510) 668-7000 48760 Kato Road Fremont, CA 94538 - USA Fax: +1 (510) 668-7001

# **EXAR**

A New Direction in Mixed-Signal

EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained here in are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances.

Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.