# XRA1203

Rev. 1.0.2

16-bit I<sup>2</sup>C / SMBUS GPIO Expander with Reset



March 9, <u>202</u>2

### **GENERAL DESCRIPTION**

The XRA1203 is a 16-bit GPIO expander with an  $I^2C/SMB$  interface. After power-up, the XRA1203 has internal 100K ohm pull-up resistors on each I/O pin that can be individually enabled.

In addition, the GPIOs on the XRA1203 can individually be controlled and configured. As outputs, the GPIOs can be outputs that are high, low or in three-state mode. The three-state mode feature is useful for applications where the power is removed from the remote devices, but they may still be connected to the GPIO expander.

As inputs, the internal pull-up resistors can be enabled or disabled and the input polarity can be inverted. The interrupt can be programmed for different behaviors. The interrupts can be programmed to generate an interrupt on the rising edge, falling edge or on both edges. The interrupt can be cleared if the input changes back to its original state or by reading the current state of the inputs.

The XRA1203 is an enhanced version of the PCA9539 and TCA9539. The XRA1203 is pin and software compatible with the PCA9539 and TCA9539 (note: software registers are compatible to the PCA9539, but the  $I^2C$  slave address is different).

The XRA1203 is available in 24-pin QFN and 24-pin TSSOP packages.

TSSOP version available, QFN version obsolete

### FEATURES


- 1.65V to 3.6V operating voltage
- 16 General Purpose I/Os (GPIOs)
- 5V tolerant inputs
- Maximum stand-by current of 1uA at +1.8V
- I<sup>2</sup>C/SMBus bus interface
- I<sup>2</sup>C clock frequency up to 400kHz
- Noise filter on SDA and SCL inputs
- Up to 16 I<sup>2</sup>C Slave Addresses
- Individually programmable inputs
- Internal pull-up resistors
- Polarity inversion
- Individual interrupt enable
- Rising edge and/or Falling edge interrupt
- Input filter
- Individually programmable outputs
- Output Level Control
- Output Three-State Control
- Open-drain active low interrupt output
- Active-low reset input
- Pin and software compatible with PCA9539 and TCA9539
- 3kV HBM ESD protection per JESD22-A114F
- 200mA latch-up performance per JESD78B

## **APPLICATIONS**

- Personal Digital Assistants (PDA)
- Cellular Phones/Data Devices
- Battery-Operated Devices
- Global Positioning System (GPS)
- Bluetooth



#### FIGURE 1. XRA1203 BLOCK DIAGRAM




### ORDERING INFORMATION

PART NUMBER	NUMBER OF GPIOS	OPERATING TEMPERATURE RANGE	PACKAGE	Package Mathod	LEAD-FREE	
XRA1203IG24TR-F	16	-40°C to +85°C	TSSOP-24	Tape and Reel	Yes	
XRA1203IG24-0A-EB	XRA1203 Evaluation Board					

**NOTE:** For more information about part numbers, as well as the most up-to-date ordering information and additional information on environmental rating, go to www.maxlinear.com/XRA1203.

### FIGURE 2. PIN OUT ASSIGNMENTS TSSOP-24 VERSION AVAILABLE, QFN-24 VERSION OBSOLETE





### **PIN DESCRIPTIONS**

### Pin Description TSSOP-24 version available, QFN-24 version obsolete

NAME	QFN-24 Pin#	TSSOP-24 Pin#	Түре	DESCRIPTION	
I <sup>2</sup> C INTER	RFACE				
SDA	20	23	I/O	l <sup>2</sup> C-bus data input/output (open-drain).	
SCL	19	22	I	<sup>2</sup> C-bus serial input clock.	
IRQ#	22	1	OD	Interrupt output (open-drain, active LOW).	
A0	18	21		These pins select the I <sup>2</sup> C slave address. See Table 1.	
A1	23	2			
RESET#	24	3		Reset (active LOW) - A longer than 40 ns LOW pulse on this pin will reset the internal registers and all GPIOs will be configured as inputs.	
GPIOs		S.	5	<b>%</b> .	
P0	1	4	0/0	General purpose I/Os P0-P7. All GPIOs are configured as inputs upon power-	
P1	2	5 💦	I/O	up or after a reset.	
P2	3	6	1/0		
P3	4	7	I/O	S Dr	
P4	5	8	I/O		
P5	6	9	I/O		
P6	7	10	I/O		
P7	8	11	I/O		
P8	10	13	I/O	General purpose I/Os P0-P7. All GPIOs are configured as inputs upon power- up or after a reset. General purpose I/O P8-P15. All GPIOs are configured as inputs upon power- up or after a reset.	
P9	11	14	I/O	up or after a reset.	
P10	12	15	I/O		
P11	13	16	I/O		
P12	14	17	I/O	a a ca	
P13	15	18	I/O	(O, "Un "ip	
P14	16	19	I/O		
P15	17	20	I/O		
ANCILLA	RY SIGNA	LS			
VCC	21	24	Pwr	General purpose I/O P8-P15. All GPIOs are configured as inputs upon power- up or after a reset.	
GND	9	12	Pwr	Power supply common, ground.	
GND	Center Pad	-	Pwr	The exposed pad at the bottom surface of the package is designed for thermal performance. Use of a center pad on the PCB is strongly recommended for thermal conductivity as well as to provide mechanical stability of the package on the PCB. The center pad is recommended to be solder masked defined with opening size less than or equal to the exposed thermal pad on the package bottom to prevent solder bridging to the outer leads of the device. Thermal vias must be connected to GND plane as the thermal pad of package is at GND potential.	

Pin type: I=Input, O=Output, I/O= Input/output, OD=Output Open Drain.




### 1.0 FUNCTIONAL DESCRIPTIONS

### 1.1 *I*<sup>2</sup>C-bus Interface


The  $I^2$ C-bus interface is compliant with the Standard-mode and Fast-mode  $I^2$ C-bus specifications. The  $I^2$ C-bus interface consists of two lines: serial data (SDA) and serial clock (SCL). In the Standard-mode, the serial clock and serial data can go up to 100 kbps and in the Fast-mode, the serial clock and serial data can go up to 400 kbps.

The first byte sent by an  $I^2$ C-bus master contains a start bit (SDA transition from HIGH to LOW when SCL is HIGH), 7-bit slave address and whether it is a read or write transaction. The next byte is the sub-address that contains the address of the register to access. The XRA1203 responds to each write with an acknowledge (SDA driven LOW by XRA1203 for one clock cycle when SCL is HIGH). The last byte sent by an  $I^2$ C-bus master contains a stop bit (SDA transition from LOW to HIGH when SCL is HIGH). See Figures 3 - 5 below. For complete details, see the  $I^2$ C-bus specifications.



### FIGURE 3. I<sup>2</sup>C START AND STOP CONDITIONS

#### FIGURE 5. MASTER READS FROM SLAVE





#### 1.1.1 I<sup>2</sup>C-bus Addressing

There could be many devices on the I<sup>2</sup>C-bus. To distinguish itself from the other devices on the I<sup>2</sup>C-bus, the XRA1203 has up to 16 I<sup>2</sup>C slave addresses using the A1-A0 address lines. Table 1 below shows the different addresses that can be selected.

	A1	A0	I <sup>2</sup> C Address
	SCL	GND	0x20 (0010 000X)
	SCL	VCC	0x22 (0010 001X)
	SDA	GND	0x24 (0010 010X)
	SDA	VCC	0x26 (0010 011X)
0.	SCL	SCL	0x30 (0011 000X)
.0	SCLO	SDA	0x32 (0011 001X)
	SDA	SCL	0x34 (0011 010X)
	SDA	SDA	0x36 (0011 011X)
	GND	GND	0x40 (0100 000X)
	GND	VCC	0x42 (0100 001X)
	VCC	GND	0x44 (0100 010X)
	VCC	VCC	0x46 (0100 011X)
	GND	SCL	0x50 (0101 000X)
	GND	SDA	0x52 (0101 001X)
	VCC	SCL	0x54 (0101 010X)
	VCC	SDA	0x56 (0101 011X)

### TABLE 1: I<sup>2</sup>C ADDRESS MAP

 VCC
 SDA

 1.1.2
 I<sup>2</sup>C Read and Write

 A read or write transaction is determined by bit-0 of the slave address. If bit-0 is '0', then it is a write transaction. If bit-0 is '1', then it is a read transaction.



### 1.1.3 I<sup>2</sup>C Command Byte

An  $I^2C$  command byte is sent by the  $I^2C$  master following the slave address. The command byte indicates the address offset of the register that will be accessed. Table 2 below lists the command bytes for each register.

COMMAND BYTE	REGISTER NAME DESCRIPTION	READ/WRITE	DEFAULT VALUES
0x00	GSR1 - GPIO State for P0-P7	Read-Only	0xXX
0x01	GSR2 - GPIO State for P8-P15	Read-Only	0xXX
0x02	OCR1 - Output Control for P0-P7	Read/Write	0xFF
0x03	OCR2 - Output Control for P8-P15	Read/Write	0xFF
0x04	PIR1 - Input Polarity Inversion for P0-P7	Read/Write	0x00
0x05	PIR2 - Input Polarity Inversion for P8-P15	Read/Write	0x00
0x06	GCR1 - GPIO Configuration for P0-P7	Read/Write	0xFF
0x07	GCR2 - GPIO Configuration for P8-P15	Read/Write	0xFF
0x08	PUR1 - Input Internal Pull-up Resistor Enable/Disable for P0-P7	Read/Write	0x00
0x09	PUR2 - Input Internal Pull-up Resistor Enable/Disable for P8-P15	Read/Write	0x00
0x0A	IER1 - Input Interrupt Enable for P0-P7	Read/Write	0x00
0x0B	IER2 - Input Interrupt Enable for P8-P15	Read/Write	0x00
0x0C	TSCR1 - Output Three-State Control for P0-P7	Read/Write	0x00
0x0D	TSCR2 - Output Three-State Control for P8-P15	Read/Write	0x00
0x0E	ISR1 - Input Interrupt Status for P0-P7	Read	0x00
0x0F	ISR2 - Input Interrupt Status for P8-P15	Read	0x00
0x10	REIR1 - Input Rising Edge Interrupt Enable for P0-P7	Read/Write	0x00
0x11	REIR2 - Input Rising Edge Interrupt Enable for P8-P15	Read/Write	0x00
0x12	FEIR1 - Input Falling Edge Interrupt Enable for P0-P7	Read/Write	0x00
0x13	FEIR2 - Input Falling Edge Interrupt Enable for P8-P15	Read/Write	0x00
0x14	IFR1 - Input Filter Enable/Disable for P0-P7	Read/Write	0xFF
0x15	IFR2 - Input Filter Enable/Disable for P8-P15	Read/Write	0xFF

### TABLE 2: I<sup>2</sup>C COMMAND BYTE (REGISTER ADDRESS)



#### 1.2 Interrupts

The table below summarizes the interrupt behavior of the different register settings for the XRA1203.

GCR BIT	IER Bit	REIR BIT	FEIR Bit	IFR Bit	INTERRUPT GENERATED BY:	INTERRUPT CLEARED BY:		
1	0	Х	Х	Х	No interrupts enabled (default)	N/A		
				0	A rising or falling edge on the input	Reading the GSR register or if the input		
1	1	0	0	1	A rising or falling edge on the input and remains in the new state for more than 1075ns	changes back to its previous state (state input during last read to GSR)		
				0	A rising edge on the input	Reading the GSR register		
1	1	1			A rising edge on the input and remains high for more than 1075ns			
				00	A falling edge on the input	Reading the GSR register		
1	1	0	1	1	A falling edge on the input and remains low for more than 1075ns			
				0	A rising or falling edge on the input	Reading the GSR register		
1	1	1	1	1	A rising or falling edge on the input and remains in the new state for more than 1075ns			
0	х	х	х	х	No interrupts in output mode.	N/A		

#### TABLE 3: INTERRUPT GENERATION AND CLEARING



#### 2.0 REGISTER DESCRIPTION

#### 2.1 GPIO State Register 1 (GSR1) - Read-Only

The status of P7 - P0 can be read via this register. A read will show the current state of these pins (or the inverted state of these pins if enabled via the PIR Register). Reading this register will clear an input interrupt (see Table 3 for complete details). Reading this register will also return the last value written to the OCR register for any pins that are configured as outputs (ie. this is not the same as the state of the actual output pin since the output pin can be in three-state mode). A write to this register has no effect. The MSB of this register corresponds with P7 and the LSB of this register corresponds with P0.

#### 2.2 GPIO State Register 2 (GSR2) - Read-Only

The status of P15 - P8 can be read via this register. A read will show the current state of these pins (or the inverted state of these pins if enabled via the PIR Register). Reading this register will clear an input interrupt (see Table 3 for complete details). Reading this register will also return the last value written to the OCR register for any pins that are configured as outputs (ie. this is not the same as the state of the actual output pin since the output pin can be in three-state mode). A write to this register has no effect. The MSB of this register corresponds with P15 and the LSB of this register corresponds with P8.

### 2.3 Output Control Register 1 (OCR1) - Read/Write

When P7 - P0 are defined as outputs, they can be controlled by writing to this register. Reading this register will return the last value written to it, however, this value may not be the actual state of the output pin since these pins can be in three-state mode. The MSB of this register corresponds with P7 and the LSB of this register corresponds with P0.

### 2.4 Output Control Register 2 (OCR2) - Read/Write

When P15 - P8 are defined as outputs, they can be controlled by writing to this register. Reading this register will return the last value written to it, however, this value may not be the actual state of the output pin since these pins can be in three-state mode. The MSB of this register corresponds with P15 and the LSB of this register corresponds with P8.

### 2.5 Input Polarity Inversion Register 1 (PIR1) - Read/Write

When P7 - P0 are defined as inputs, this register inverts the polarity of the input value read from the Input Port Register. If the corresponding bit in this register is set to '1', the value of this bit in the GSR Register will be the inverted value of the input pin. If the corresponding bit in this register is set to '0', the value of this bit in the GSR Register will be the actual value of the input pin. The MSB of this register corresponds with P7 and the LSB of this register corresponds with P0.

#### 2.6 Input Polarity Inversion Register 2 (PIR2) - Read/Write

When P15 - P8 are defined as inputs, this register inverts the polarity of the input value read from the Input Port Register. If the corresponding bit in this register is set to '1', the value of this bit in the GSR Register will be the inverted value of the input pin. If the corresponding bit in this register is set to '0', the value of this bit in the GSR Register will be the actual value of the input pin. The MSB of this register corresponds with P15 and the LSB of this register corresponds with P8.

#### 2.7 GPIO Configuration Register 1 (GCR1) - Read/Write

This register configures the GPIOs as inputs or outputs. After power-up or after reset, the GPIOs are inputs. Setting these bits to '0' will enable the GPIOs as outputs. Setting these bits to '1' will enable the GPIOs as inputs. The MSB of this register corresponds with P7 and the LSB of this register corresponds with P0.

#### 2.8 GPIO Configuration Register 2 (GCR2) - Read/Write

This register configures the GPIOs as inputs or outputs. After power-up or after reset, the GPIOs are inputs. Setting these bits to '0' will enable the GPIOs as outputs. Setting these bits to '1' will enable the GPIOs as inputs. The MSB of this register corresponds with P15 and the LSB of this register corresponds with P8.



#### 2.9 Input Internal Pull-up Enable/Disable Register 1 (PUR1) - Read/Write

This register enables/disables the internal pull-up resistors for an input. After power-up or after reset, the internal pull-up resistors are disabled by default. Writing a '1' to these bits will enable the internal pull-up resistors. Writing a '0' to these bits will disable the internal pull-up resistors. The MSB of this register corresponds with P7 and the LSB of this register corresponds with P0.

#### 2.10 Input Internal Pull-up Enable/Disable Register 2 (PUR2) - Read/Write

This register enables/disables the internal pull-up resistors for an input. After power-up or after reset, the internal pull-up resistors are disabled by default. Writing a '1' to these bits will enable the internal pull-up resistors. Writing a '0' to these bits will disable the internal pull-up resistors. The MSB of this register corresponds with P15 and the LSB of this register corresponds with P8.

#### 2.11 Input Interrupt Enable Register 1 (IER1) - Read/Write

This register enables/disables the interrupts for an input. After power-up or after reset, the interrupts are disabled. Writing a '1' to these bits will enable the interrupt for the corresponding input pins. See Table 3 for complete details of the interrupt behavior for various register settings. No interrupts are generated for outputs when GCR bit is 0. The MSB of this register corresponds with P7 and the LSB of this register corresponds with P0.

### 2.12 Input Interrupt Enable Register 2 (IER2) - Read/Write

This register enables/disables the interrupts for an input. After power-up or after reset, the interrupts are disabled. Writing a '1' to these bits will enable the interrupt for the corresponding input pins. See Table 3 for complete details of the interrupt behavior for various register settings. No interrupts are generated for outputs when GCR bit is 0. The MSB of this register corresponds with P15 and the LSB of this register corresponds with P8.

### 2.13 Output Three-State Control Register 1 (TSCR1) - Read/Write

This register can enable/disable the three-state mode of an output. Writing a '1' to these bits will enable the three-state mode for the corresponding output pins. The MSB of this register corresponds with P7 and the LSB of this register corresponds with P0.

#### 2.14 Output Three-State Control Register 2 (TSCR2) - Read/Write

This register can enable/disable the three-state mode of an output. Writing a '1' to these bits will enable the three-state mode for the corresponding output pins. The MSB of this register corresponds with P15 and the LSB of this register corresponds with P8.

#### 2.15 Input Interrupt Status Register 1 (ISR1) - Read-Only

This register reports the input pins that have generated an interrupt. See Table 3 for complete details of the interrupt behavior for various register settings. The MSB of this register corresponds with P7 and the LSB of this register corresponds with P0.

#### 2.16 Input Interrupt Status Register 2 (ISR2) - Read-Only

This register reports the input pins that have generated an interrupt. See Table 3 for complete details of the interrupt behavior for various register settings. The MSB of this register corresponds with P15 and the LSB of this register corresponds with P8.



#### 2.17 Input Rising Edge Interrupt Enable Register 1 (REIR1) - Read/Write

Writing a '1' to these bits will enable the corresponding input to generate an interrupt on the rising edge. See Table 3 for complete details of the interrupt behavior for various register settings. The MSB of this register corresponds with P7 and the LSB of this register corresponds with P0.

#### 2.18 Input Rising Edge Interrupt Enable Register 2 (REIR2) - Read/Write

Writing a '1' to these bits will enable the corresponding input to generate an interrupt on the rising edge. See Table 3 for complete details of the interrupt behavior for various register settings. The MSB of this register corresponds with P15 and the LSB of this register corresponds with P8.

#### 2.19 Input Falling Edge Interrupt Enable Register 1 (FEIR1) - Read/Write

Writing a '1' to these bits will enable the corresponding input to generate an interrupt on the falling edge. Writing a '1' to these bits will make that input generate an interrupt on the rising edge only. See Table 3 for complete details of the interrupt behavior for various register settings. The MSB of this register corresponds with P7 and the LSB of this register corresponds with P0.

#### 2.20 Input Falling Edge Interrupt Enable Register 2 (FEIR2) - Read/Write

Writing a '1' to these bits will enable the corresponding input to generate an interrupt on the falling edge. Writing a '1' to these bits will make that input generate an interrupt on the rising edge only. See Table 3 for complete details of the interrupt behavior for various register settings. The MSB of this register corresponds with P15 and the LSB of this register corresponds with P8.

#### 2.21 Input Filter Enable Register 1 (IFR1) - Read/Write

By default, the input filters are enabled (IFR = 0xFF). When the input filters are enabled, any pulse that is greater than 1075ns will generate an interrupt (if enabled). Pulses that are less than 225ns will be filtered and will not generate an interrupt. Pulses in between this range may or may not generate an interrupt. Writing a '0' to these bits will disable the input filter for the corresponding inputs. With the input filters disabled, any change on the inputs will generate an interrupt (if enabled). See Table 3 for complete details of the interrupt behavior for various register settings. The MSB of this register corresponds with P7 and the LSB of this register corresponds with P0.

#### 2.22 Input Filter Enable Register 2 (IFR2) - Read/Write

By default, the input filters are enabled (IFR = 0xFF). When the input filters are enabled, any pulse that is greater than 1075ns will generate an interrupt (if enabled). Pulses that are less than 225ns will be filtered and will not generate an interrupt. Pulses in between this range may or may not generate an interrupt. Writing a '0' to these bits will disable the input filter for the corresponding inputs. With the input filters disabled, any change on the inputs will generate an interrupt (if enabled). See Table 3 for complete details of the interrupt behavior for various register settings. The MSB of this register corresponds with P15 and the LSB of this register corresponds with P8.



### **ABSOLUTE MAXIMUM RATINGS**

Power supply voltage	3.6 Volts
Supply current	160 mA
Ground current	200 mA
External current limit of each GPIO	25 mA
Total current limit for GPIO[15:8] and GPIO[7:0]	100 mA
Total current limit for GPIO[15:0]	200 mA
Total supply current sourced by all GPIOs	160 mA
Operating Temperature	-40° to +85°C
Storage Temperature	-65° to +150°C
Power Dissipation	200 mW

# TYPICAL PACKAGE THERMAL RESISTANCE DATA (MARGIN OF ERROR: ± 15%)

Thermal Resistance (24-QFN)	theta-ja = 38°C/W, theta-jc = 26°C/W
Thermal Resistance (24-TSSOP)	theta-ja = 84°C/W, theta-jc = 16°C/W
TSSOP-24 version available, QFN-24 version obsolete	
6 OF	beinenz.
	red maned :
	S actur this
	<sup>o</sup> or



### **ELECTRICAL CHARACTERISTICS**

#### DC ELECTRICAL CHARACTERISTICS

### UNLESS OTHERWISE NOTED: TA = $-40^{\circ}$ to $+85^{\circ}$ C, Vcc is 1.65V to 3.6V

			NITS		MITS		MITS			
SYMBOL	PARAMETER		1.8V ± 10% 2.5V ± 10%			$3.3V\pm10\%$		UNITS	CONDITIONS	
		Min	ΜΑΧ	Min	ΜΑΧ	Min	MAX			
V <sub>IL</sub>	Input Low Voltage	-0.3	0.3VCC	-0.3	0.3VCC	-0.3	0.3VCC	V	Note 1	
$V_{IL}$	Input Low Voltage	-0.3	0.2	-0.3	0.5	-0.3	0.8	V	Note 2	
V <sub>IH</sub>	Input High Voltage	1.3	VCC	1.8	VCC	2.3	VCC	V	Note 1	
V <sub>IH</sub>	Input High Voltage 🛇	1.4	5.5	1.8	5.5	2.0	5.5	V	Note 2	
V <sub>OL</sub>	Output Low Voltage		0.4		0.4		0.4	V V V	$I_{OL} = 3 \text{ mA}$ $I_{OL} = 3 \text{ mA}$ $I_{OL} = 3 \text{ mA}$ Note 3	
V <sub>OL</sub>	Output Low Voltage	e no	0,5		0.5		0.5	V	I <sub>OL</sub> = 8 mA Note 4	
V <sub>OL</sub>	Output Low Voltage	nor	0.4	UCIS	0.4		0.4	V V V	$I_{OL} = 6 \text{ mA}$ $I_{OL} = 4 \text{ mA}$ $I_{OL} = 1.5 \text{ mA}$ Note 5	
V <sub>OH</sub>	Output High Voltage	1.2	9	1.8	man	2.6	•	V V V	$I_{OH} = -8 \text{ mA}$ $I_{OH} = -8 \text{ mA}$ $I_{OH} = -8 \text{ mA}$ Note 4	
IIL	Input Low Leakage Current		±10		±10	3	±10	uA		
I <sub>IH</sub>	Input High Leakage Current		±10		±10	Ŭ,	±10	uA		
C <sub>IN</sub>	Input Pin Capacitance		5		5		85	pF		
I <sub>CC</sub>	Power Supply Current		50		100		200	uA	Test 1	
I <sub>CC</sub>	Power Supply Current		150		250		500	uA	Test 2	
I <sub>CCS</sub>	Standby Current		1		2		5	uA	Test 3	
R <sub>GPIO</sub>	GPIO pull-up resistance	60	140	60	140	60	140	kΩ	100k $\Omega\pm$ 40%	
R <sub>RESET#</sub>	Reset# pull-up resistance	35	85	35	85	35	85	kΩ	$60 \mathrm{k}\Omega \pm 40\%$	

#### Notes:

- 1. For *l*<sup>2</sup>C input signals (SDA, SCL);
- 2. For GPIOs, A0, A1 and A2 signals;
- 3. For  $l^2C$  output signal SDA;
- 4. For GPIOs;
- 5. For IRQ# signal;



Test 1: SCL frequency is 400 KHz with internal pull-ups disabled. All GPIOs are configured as inputs. All inputs are steady at VCC or GND. Outputs are floating or in the tri-state mode.

Test 2: SCL frequency is 400 KHz with internal pull-ups enabled. All GPIOs are configured as inputs. All inputs are steady at VCC or GND. Outputs are floating or in the tri-state mode.

Test 3: All inputs are steady at VCC or GND to minimize standby current. If internal pull-up is enabled, input voltage level should be the same as VCC. All GPIOs are configured as inputs. SCL and SDA are at VCC. Outputs are left floating or in tri-state mode.


### AC ELECTRICAL CHARACTERISTICS

Unless otherwise noted: TA=-40° to +85°C, Vcc=1.65V - 3.6V

		STANDAR	rd Mode	Fast	Mode	
SYMBOL		I <sup>2</sup> C	-Bus	l <sup>2</sup> C-	Unit	
	ALS DE	Min	MAX	ΜιΝ	Max	
f <sub>SCL</sub>	Operating frequency	0	100	0	400	kHz
T <sub>BUF</sub>	Bus free time between STOP and START	4.7		1.3		μs
T <sub>HD;STA</sub>	START condition hold time	4.0		0.6		μs
T <sub>SU;STA</sub>	START condition setup time	4.7		0.6		μs
T <sub>HD;DAT</sub>	Data hold time	0		0		ns
T <sub>VD;ACK</sub>	Data valid acknowledge		0.6		0.6	μs
T <sub>VD;DAT</sub>	SCL LOW to data out valid		0.6		0.6	ns
T <sub>SU;DAT</sub>	Data setup time	250		150		ns
T <sub>LOW</sub>	Clock LOW period	4.7		1.3		μs
T <sub>HIGH</sub>	Clock HIGH period	4.0	0.	0.6		μs
Τ <sub>F</sub>	Clock/data fall time	45	300		300	ns
T <sub>R</sub>	Clock/data rise time	9 V	1000	10	300	ns
T <sub>SP</sub>	Pulse width of spikes tolerance	50	0	50		ns
T <sub>D1</sub>	I <sup>2</sup> C-bus GPIO output valid		0.2		0.2	μs
T <sub>D4</sub>	I <sup>2</sup> C input pin interrupt valid		4		4	μs
T <sub>D5</sub>	I <sup>2</sup> C input pin interrupt clear		4		4	μs
T <sub>D15</sub>	SCL delay after reset	3		3		μs




### FIGURE 6. I<sup>2</sup>C-BUS TIMING DIAGRAM





### MECHANICAL DIMENSIONS (24 PIN QFN - 4 X 4 X 0.9 mm)


### **QFN-24 VERSION OBSOLETE**






### RECOMMENDED LAND PATTERN AND STENCIL (24 PIN QFN - 4 X 4 X 0.9 mm)

### **QFN-24 VERSION OBSOLETE**






### MECHANICAL DIMENSIONS (24 PIN TSSOP - 4.4 mm)





## RECOMMENDED LAND PATTERN AND STENCIL (24 PIN TSSOP - 4.4 mm)





#### **REVISION HISTORY**

REVISION	DESCRIPTION		
1.0.0	Final Datasheet.		
1.0.1	Update to MaxLinear logo. Update Ordering Information.		
1.0.2	<ul> <li>Updated:</li> <li>"GPIO Configuration Register 1 (GCR1) - Read/Write" section.</li> <li>"GPIO Configuration Register 2 (GCR2) - Read/Write" section.</li> <li>Input Internal Pull-up Enable/Disable Register 1 (PUR1) - Read/Write</li> <li>Input Internal Pull-up Enable/Disable Register 2 (PUR2) - Read/Write</li> <li>"Input Interrupt Enable Register 1 (IER1) - Read/Write" section.</li> <li>"Input Interrupt Enable Register 2 (IER2) - Read/Write" section.</li> <li>"Input Interrupt Enable Register 2 (IER2) - Read/Write" section.</li> <li>"Mechanical Dimensions (24 pin QFN)" figure.</li> <li>"Mechanical Dimensions (24 pin TSSOP)" figure.</li> <li>"Recommended Land Pattern and Stencil (24 pin QFN)" figure.</li> </ul>		
Corporate Hea 5966 La Place Carlsbad, CA	Court, Suite 100		
	1.0.0 1.0.1 1.0.2		



The content of this document is furnished for informational use only, is subject to change without notice, and should not be construed as a commitment by MaxLinear, Inc. MaxLinear, Inc. assumes no responsibility or liability for any errors or inaccuracies that may appear in the informational content contained in this guide. Complying with all applicable copyright laws is the responsibility of the user. Without limiting the rights under copyright, no part of this document may be reproduced into, stored in, or introduced into a retrieval system, or transmitted in any form or by any means (electronic, mechanical, photocopying, recording, or otherwise), or for any purpose, without the express written permission of MaxLinear, Inc.

Maxlinear, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless MaxLinear, Inc. receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of MaxLinear, Inc. is adequately protected under the circumstances.

MaxLinear, Inc. may have patents, patent applications, trademarks, copyrights, or other intellectual property rights covering subject matter in this document. Except as expressly provided in any written license agreement from MaxLinear, Inc., the furnishing of this document does not give you any license to these patents, trademarks, copyrights, or other intellectual property.

MaxLinear, the MaxLinear logo, any MaxLinear trademarks (MxL, Full-Spectrum Capture, FSC, G.now, AirPHY, Puma, and AnyWAN), and the MaxLinear logo on the products sold are all property of MaxLinear, Inc. or one of MaxLinear's subsidiaries in the U.S.A. and other countries. All rights reserved. Other company trademarks and product names appearing herein are the property of their respective owners.

©2022 MaxLinear, Inc. All rights reserved.