T1/E1/J1 Bits Clock Recovery Element and Framer and Line Interface Combination featuring R³ Technology™
Product Flyer OBS (Obsolete)


Information T1/E1/J1 BITS Clock Recovery Element, Framer and Line Interface
Package TQFP-128 TQFP-80
Temperature Range (°C) Ind.
# of Channels 1
BITS Rx true
BITS Tx true
Clk Rec Yes
Data Rate(s) T1/E1/J1
Op Pwr Sup/Max Cur 3.3V +/-5%
SSM true
64kHz/8kHz 400Hz Modes FALSE
Show more

The XRT86VL30 is a single channel T1/E1/J1 BITS clock recovery element and framer and LIU integrated solution featuring R3 technology (Relayless, Reconfigurable, Redundancy). The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86VL30 provides protection from power failures and hot swapping.

The XRT86VL30 contains an integrated DS1/E1/J1 framer and LIU which provides DS1/E1/J1 framing and error accumulation in accordance with ANSI/ITU_T specifications. The framer has its own framing synchronizer and transmit-receive slip buffers. The slip buffers can be independently enabled or disabled as required and can be configured to frame to the common DS1/E1/J1 signal formats.

The Framer block contains its own Transmit and Receive T1/E1/J1 Framing function. There are 3 Transmit HDLC controllers which encapsulate contents of the Transmit HDLC buffers into LAPD Message frames. There are 3 Receive HDLC controllers which extract the payload content of Receive LAPD Message frames from the incoming T1/E1/J1 data stream and write the contents into the Receive HDLC buffers. The framer also contains a Transmit and Overhead Data Input port, which permits Data Link Terminal Equipment direct access to the outbound T1/E1/J1 frames. Likewise, a Receive Overhead output data port permits Data Link Terminal Equipment direct access to the Data Link bits of the inbound T1/E1/J1 frames.

The XRT86VL30 fully meets all of the latest T1/E1/J1 specifications: ANSI T1.101-1999, ANSI T1/E1.107-1988, ANSI T1/E1.403-1995, ANSI T1/E1.231-1993, ANSI T1/E1.408-1990, AT&T TR 62411 (12-90) TR54016, and ITU G-703 (Including Section 13 - Synchronization), G.704, G706 and G.733, AT&T Pub. 43801, and ETS 300 011, 300 233, JT G.703, JT G.704, JT G706, I.431. Extensive test and diagnostic functions include Loop-backs, Boundary scan, Pseudo Random bit sequence (PRBS) test pattern generation, Performance Monitor, Bit Error Rate (BER) meter, forced error insertion, and LAPD unchannelized data payload processing according to ITU-T standard Q.921.

  • Supports Section 13 - Synchronization Interface in ITU G.703 for both Transmit and Receive Paths
  • Supports SSM Synchronous Messaging Generation (BOC for T1, National Bits for E1) on the Transmit Path
  • Supports SSM Synchronous Messaging Extraction (BOC for T1, National Bits for E1) on the Receive Path
  • Supports BITS timing generation on the Transmit Outputs
  • Supports BITS timing extraction from NRZ data on the Analog Receive Path
  • Parallel Microcontroller Interface
  • Independent, full duplex DS1 Tx and Rx Framer/LIUs
  • Two 512-bit (two-frame) elastic store, PCM frame slip buffers (FIFO) on TX and Rx provide up to 8.192 MHz asynchronous back plane connections with jitter and wander attenuation
  • Supports input PCM and signaling data at 1.544, 2.048, 4.096 and 8.192 Mbits. Also supports 2-channel multiplexed 12.352/16.384 (HMVIP/H.100) Mbit/s on the back plane bus
  • Programmable output clocks for Fractional T1/E1/J1
  • Supports Channel Associated Signaling (CAS)
  • Supports Common Channel Signalling (CCS)
  • Supports ISDN Primary Rate Interface (ISDN PRI) signaling
  • Extracts and inserts robbed bit signaling (RBS)
  • 3 Integrated HDLC controllers for transmit and receive, each controller having two 96-byte buffers (buffer 0 / buffer 1)
  • HDLC Controllers Support SS7
  • Timeslot assignable HDLC
  • V5.1 or V5.2 Interface
  • Automatic Performance Report Generation (PMON Status) can be inserted into the transmit LAPD interface every 1 second or for a single transmission
  • Supports SPRM and NPRM
  • Alarm Indication Signal with Customer Installation signature (AIS-CI)
  • Remote Alarm Indication with Customer Installation (RAI-CI)
  • Gapped Clock interface mode for Transmit and Receive.
  • Intel, Motorola or Power PC interfaces for configuration, control and status monitoring
  • Parallel search algorithm for fast frame synchronization
  • Wide choice of T1 framing structures: SF/D4, ESF, SLC®96, T1DM and N-Frame (non-signaling)
  • Direct access to D and E channels for fast transmission of data link information
  • Full BERT Controller for generation and detection on system and line side of the chip.
  • PRBS, QRSS, and Network Loop Code generation and detection
  • Three Independent, simultaneous Loop Code Detectors per Channel
  • Programmable Interrupt output pin
  • Supports programmed I/O and DMA modes of Read-Write access
  • The framer block encodes and decodes the T1/E1/J1 Frame serial data
  • Detects and forces Red (SAI), Yellow (RAI) and Blue (AIS) Alarms
  • Detects OOF, LOF, LOS errors and COFA conditions
  • Loopbacks: Local (LLB) and Line remote (LB)
  • Facilitates Inverse Multiplexing for ATM
  • Performance monitor with one second polling
  • Boundary scan (IEEE 1149.1) JTAG test port
  • Accepts external 8kHz Sync reference
  • 1.8V Inner Core
  • 3.3V CMOS operation with 5V tolerant inputs
  • 80-pin LQFP and 128-pin LQFP package options with -40°C to +85°C operation
  • Pb-Free, RoHS Compliant Versions Offered

  • BITS Timing
  • High-Density T1/E1/J1 interfaces for Multiplexers, Switches, LAN Routers and Digital Modems
  • SONET/SDH terminal or Add/Drop multiplexers (ADMs)
  • T1/E1/J1 add/drop multiplexers (MUX)
  • Channel Service Units (CSUs): T1/E1/J1 and Fractional T1/E1/J1
  • Digital Access Cross-connect System (DACs)
  • Digital Cross-connect Systems (DCS)
  • Frame Relay Switches and Access Devices (FRADS)
  • ISDN Primary Rate Interfaces (PRA)
  • PBXs and PCM channel bank
  • T3 channelized access concentrators and M13 MUX
  • Wireless base stations
  • ATM equipment with integrated DS1 interfaces
  • Multichannel DS1 Test Equipment
  • T1/E1/J1 Performance Monitoring
  • Voice over packet gateways
  • Routers

Documentation & Design Tools

Type Title Version Date File Size
Application Notes TAN-072, E1 Software Customization for RLOS Compliance 1.0.0 January 2010 44.8 KB
Application Notes TAN-064, XRT86VL3x Interface Description 1.0.0 October 2007 33.7 KB
Application Notes TAN-200, MaxLinear APIs - OS Portability 1.0.0 August 2007 88.5 KB
Application Notes TAN-065, XRT86VL3x Physical Interface 1.0.0 July 2007 75.9 KB
Application Notes TAN-062, XRT86VL3x Processing HDLC Messages 1.0.0 February 2007 70.8 KB
Application Notes TAN-060, Converting From XRT86L3x to XRT86VL3x 1.0.0 October 2006 19 KB
Application Notes TAN-058, DS-1/E1 GR-1089 Surge Protection 1.0.1 September 2006 69.4 KB
Application Notes TAN-059, DS-1/E1 Line Recovered Clock PLL Timing 1.0.0 July 2006 23.4 KB
Application Notes TAN-057, DS1/E1 Layout Recommendations 1.0.0 June 2006 30 KB
Application Notes TAN-063, XRT86VL3x HMVIP High Speed Multiplexed Mode 1.0.0 April 2005 216.9 KB
Application Notes TAN-067, R3 Technology For T/E Carrier Redundancy Applications 1.0.0 April 2004 203.4 KB
Application Notes TAN-056, High Impedance Drivers During Power Failure Using XRT83SL3X/L3X LIU 1.0.0 November 2003 75.1 KB
User Guides & Manuals XRT86VL30ES Evaluation System User Manual 1.0.0 September 2008 568.4 KB
Product Flyers BITS Clock Recovery Element and Framer + LIU Integrated Solution 1.0.0 October 2008 298.6 KB
Schematics & Design Files 128 Pins Layout C April 2008 256.5 KB
Schematics & Design Files 80 Pins Layout C April 2008 372.6 KB
Schematics & Design Files 80 Pins Schematic C April 2008 98.1 KB
Schematics & Design Files 128 Pins Schematic C April 2008 116.2 KB
Simulation Models
Package Type Vcc Temp Mode Version File
LQFP 3.3V Industrial 6
LQFP 3.3V Industrial 2
Package Type File
Register for a myMxL account or Login to myMxL to view all Technical Documentation & Design Tools.

Quality & RoHS

Part Number RoHS | Exempt RoHS Halogen Free REACH TSCA MSL Rating / Peak Reflow Package
XRT86VL30IV80-F N Y Y Y Y L3 / 260ᵒC LQFP80 12x12
XRT86VL30IV-F N Y Y Y Y L3 / 260ᵒC LQFP128 14x20
XRT86VL30IV80-F N Y Y Y Y L3 / 260ᵒC LQFP80 12x12
XRT86VL30IV-F N Y Y Y Y L3 / 260ᵒC LQFP128 14x20
XRT86VL30IV80-F N Y Y Y Y LQFP80 12x12 Y
XRT86VL30IV-F N Y Y Y Y LQFP128 14x20 Y

Click on the links above to download the Certificate of Non-Use of Hazardous Substances.

Additional Quality Documentation may be available, please Contact Support.

Parts & Purchasing

Part Number Pkg Code Min Temp Max Temp Status Suggested Replacement PDN
XRT86VL30IV80-F LQFP80 12x12 -40 85 OBS
XRT86VL30IV-F LQFP128 14x20 -40 85 OBS
Show obsolete parts
Part Status Legend
Active - the part is released for sale, standard product.
EOL (End of Life) - the part is no longer being manufactured, there may or may not be inventory still in stock.
CF (Contact Factory) - the part is still active but customers should check with the factory for availability. Longer lead-times may apply.
PRE (Pre-introduction) - the part has not been introduced or the part number is an early version available for sample only.
OBS (Obsolete) - the part is no longer being manufactured and may not be ordered.
NRND (Not Recommended for New Designs) - the part is not recommended for new designs.


Pkg Code Details Quantities Dimensions PDF
LQFP128 14x20
  • JEDEC Reference: MS-026
  • MSL Pb-Free: L3 @ 260ºC
  • MSL SnPb Eutectic: n/a
  • ThetaJA: 43ºC/W
  • Bulk Pack Style: Tray
  • Quantity per Bulk Pack: n/a
  • Quantity per Reel: 750
  • Quantity per Tube: n/a
  • Quantity per Tray: 72
  • Reel Size (Dia. x Width x Pitch): 330 x 44 x 24
  • Tape & Reel Unit Orientation: Pin 1 at sprocket hole.
  • Dimensions: mm
  • Length: 14.00
  • Width: 20.00
  • Thickness: 1.60
  • Lead Pitch: 0.50
LQFP80 12x12
  • JEDEC Reference: MS-026
  • MSL Pb-Free: L3 @ 260°C
  • MSL SnPb Eutectic: n/a
  • ThetaJA: 41ºC/W
  • Bulk Pack Style: Tray
  • Quantity per Bulk Pack: n/a
  • Quantity per Reel: 1000
  • Quantity per Tube: n/a
  • Quantity per Tray: 119
  • Reel Size (Dia. x Width x Pitch): 330 x 24 x 20
  • Tape & Reel Unit Orientation: Pin 1 at sprocket hole.
  • Dimensions: mm
  • Length: 12.00
  • Width: 12.00
  • Thickness: 1.60
  • Lead Pitch: 0.50


Distribution Date Description File
09/30/2021 Product Discontinuation Notice
10/02/2017 The primary test location is changed from Exar, Fremont, USA to Carsem, Ipoh, Malaysia.
07/18/2014 Elimination of back mark. Eliminate back mark; consolidate information in top mark.
12/05/2013 Addition of an alternate qualified assembly site, ASE Chung-Li (Taiwan) for assembly using copper or gold wire bonding. Material change and alternate assembly site.
10/03/2013 Addition of an alternate qualified assembly site, ASE Chung-Li (Taiwan). Material change and alternate assembly site.

FAQs & Support

Search our list of FAQs for answers to common technical questions.
For material content, environmental, quality and reliability questions review the Quality tab or visit our Quality page.
For ordering information and general customer service visit our Contact Us page.

Submit a Technical Support Question As a New Question

Visit the product page for the part you are interested in.  The part's status is listed in the Parts & Purchasing section.  You can also view Product Lifecycle and Obsolescence Information including PDNs (Product Discontinuation Notifications).
To visit a product page, type the part into the search window on the top of the MaxLinear website.
In this example, we searched for XRA1201.  Visit the product page by clicking the part number or visit the orderable parts list by clicking "Orderable Parts". 



The Parts & Purchasing section of the product page shows the Status of all orderable part numbers for that product.  Click Show obsolete parts, to see all EOL or OBS products.



The -F suffix indicates ROHS / Green compliance: