Overview
Information | High Performance DUART with 16-Byte FIFO |
---|---|
Data Bus Interface | Intel |
# of Channels | 2 |
Max Data Rate 5V (Mbps) | na |
Max Data Rate 3.3V (Mbps) | 16 |
Max Data Rate 2.5V (Mbps) | 12.5 |
Max Data Rate 1.8V (Mbps) | na |
Tx FIFO (Bytes) | 16 |
Rx FIFO (Bytes) | 16 |
Auto Flow Control | ✔ |
Auto RS-485 Half-Duplex Control | |
Multidrop (9-bit) Mode | |
Fractional Baud Rate Generator | ✔ |
Power Down Mode | ✔ |
Supply Voltage Range VCC (V) | 2.25 to 3.63 |
Auto RTS/CTS | ✔ |
Package | QFN-32 |
FIFO Level Counters | ✔ |
Selectable/ Programable Trigger Levels | S |
IrDA Sup | ✔ |
5V Tolerant Inputs | ✔ |
Max UART/GPIO Input Voltage (V) | 5.5 |
Max UART/GPIO Output Voltage (V) | VCC |
Temperature Range (°C) | -40 to 85 |
The XR16V25501 (V2550) is a high performance dual universal asynchronous receiver and transmitter (UART) with 16 bytes TX and RX FIFOs. The device operates from 2.25 to 3.6 volts with 5 Volt tolerant inputs and is pin-to-pin compatible to Exar's ST16C2550 and XR16C2550. The V2550 register set is compatible to the ST16C2550 and the XR16L2550. It supports Exar's enhanced features of selectable FIFO trigger level, automatic hardware (RTS/CTS) and software flow control, and a complete modem interface. Onboard registers provide the user with operational status and data error flags. An internal loopback capability allows system diagnostics. Independent programmable baud rate generators are provided in each channel to select data rates up to 16 Mbps at 3.3 Volt with 4X sampling clock. The V2550 is available in 48-pin TQFP and 32-pin QFN packages.
NOTE: 1Covered by U.S. Patent #5,649,122
- 2.25 to 3.6 Volt Operation
- 5 Volt Tolerant Inputs
- Pin-to-pin compatible to ST16C2550, XR16C2550 and XR16L2550 in the 48-TQFP package
- Two independent UART channels
- Register set compatible to XR16L2550
- Data rate of up to 16 Mbps at 3.3 V, and 12.5 Mbps at 2.5 V with 4X sampling rate
- Fractional Baud Rate Generator
- Transmit and Receive FIFOs of 16 bytes
- Selectable TX and RX FIFO Trigger Levels
- Automatic Hardware (RTS/CTS) Flow Control
- Automatic Software (Xon/Xoff) Flow Control
- Wireless Infrared (IrDA 1.0) Encoder/Decoder
- Automatic sleep mode
- Full modem interface
- Device Identification and Revision
- Crystal oscillator (up to 32MHz) or external clock (up to 64MHz) input
- 48-TQFP and 32-QFN packages
- Pb-Free, RoHS Compliant Versions Offered
- Portable Appliances
- Telecommunication Network Routers
- Ethernet Network Routers
- Cellular Data Devices
- Factory Automation and Process Controls
Documentation & Design Tools
Type | Title | Version | Date | File Size |
---|---|---|---|---|
Data Sheets | XR16V2550 High Performance DUART with 16-Byte FIFO | 1.0.3 | July 2012 | 966.8 KB |
Application Notes | AN-204, UART Sleep Mode | 1.0.0 | June 2010 | 515.8 KB |
Application Notes | DAN-189, MaxLinear UARTs in GPS Applications | 1.0.0 | April 2008 | 139 KB |
Product Flyers | High Performance DUART with 16-Byte FIFO | July 2009 | 294.7 KB | |
Product Brochures | Interface Brochure | R01 | June 2024 | 3.6 MB |
Schematics & Design Files | ISA Eval Board Schematic | 2.1.0 | August 2007 | 144.1 KB |
Schematics & Design Files | PCI Eval Board Schematic | 1.1.0 | July 2007 | 167.8 KB |
Software: Drivers | Linux 2.6.13 | 1.0.0 | December 2009 | 10.8 KB |
Software: Drivers | Linux 2.6.18 | 1.0.0 | December 2009 | 12.1 KB |
Software: Drivers | Windows XP & 2000 | 1.3.0.0 | December 2009 | 61 KB |
Quality & RoHS
Part Number | RoHS | Exempt | RoHS | Halogen Free | REACH | TSCA | MSL Rating / Peak Reflow | Package |
---|---|---|---|---|---|---|---|
XR16V2550IL-F | N | Y | Y | Y | Y | L2 / 260ᵒC | QFN32 5x5 OPT3 |
XR16V2550ILTR-F | N | Y | Y | Y | Y | L2 / 260ᵒC | QFN32 5x5 OPT3 |
Click on the links above to download the Certificate of Non-Use of Hazardous Substances.
Parts & Purchasing
Part Number | Pkg Code | Min Temp | Max Temp | Status | Suggested Replacement | Buy Now | Order Samples | PDN |
---|---|---|---|---|---|---|---|---|
XR16V2550IL-F | QFN32 5x5 OPT3 | -40 | 85 | Active | Order | |||
XR16V2550ILTR-F | QFN32 5x5 OPT3 | -40 | 85 | Active | Order | |||
XR16V2550IM-F | TQFP48 | -40 | 85 | OBS | XR16L2550IM-F | |||
XR16V2550IMTR-F | TQFP48 | -40 | 85 | OBS | XR16V2550IM-F |
Active - the part is released for sale, standard product.
EOL (End of Life) - the part is no longer being manufactured, there may or may not be inventory still in stock.
CF (Contact Factory) - the part is still active but customers should check with the factory for availability. Longer lead-times may apply.
PRE (Pre-introduction) - the part has not been introduced or the part number is an early version available for sample only.
OBS (Obsolete) - the part is no longer being manufactured and may not be ordered.
NRND (Not Recommended for New Designs) - the part is not recommended for new designs.
Packaging
Pkg Code | Details | Quantities | Dimensions |
---|---|---|---|
TQFP48 |
|
|
|
QFN32 5x5 OPT3 |
|
|
|
Notifications
FAQs & Support
Search our list of FAQs for answers to common technical questions.
For material content, environmental, quality and reliability questions review the Quality tab or visit our Quality page.
For ordering information and general customer service visit our Contact Us page.
Submit a Technical Support Question As a New Question
https://www.exar.com/quality-assurance-and-reliability/lead-free-program
The Parts & Purchasing section of the product page shows the Status of all orderable part numbers for that product. Click Show obsolete parts, to see all EOL or OBS products.
Please check that all the following conditions are satisfied first.
- no interrupts pending (ISR bit-0 = 1)
- modem inputs are not toggling (MSR bits 0-3 = 0)
- RX input pin is idling HIGH • divisor (the value in DLL register) is non-zero
- TX and RX FIFOs are empty
Be sure sleep mode bit has been set to 1. If there are multiple UART channels, the sleep conditions must be true for all channels.
See more on Sleep Mode in AN204 UART Sleep Mode.
Yes. Note: some devices do have powersave mode. If UART goes into powersave mode, then the registers are not accessible.
See more on Sleep Mode in AN204 UART Sleep Mode.
Read LSR register to check whether the UART receives the data or not.
- If LSR value is 0x60, it means that either UART receiver FIFO doesn’t receive the data or the data in receiver FIFO has been read out before the read of LSR.
- If LSR value is 0x00, it means data is still in the THR (clock doesn’t oscillate to transmit data).
- If LSR value is 0xFF, it means either UART is in powersave mode or UART is powered off. For those devices with powersave mode, be sure that UARTS are not in powersave mode.
See more on Sleep Mode in AN204 UART Sleep Mode.
- Check whether the register set can be accessed.
- Check whether the crystal is oscillating fully.
- Check whether the data can be transmitted in internal loopback mode.
See more on Sleep Mode in AN204 UART Sleep Mode.